CMP design space exploration subject to physical constraints

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn 2006, Issue , 2006, Pages 15-26

  Li, Yingmin ^a   Lee, Benjamin ^c   Brooks, David ^c   Hu, Zhigang ^b   Skadron, Kevin ^a  

^a University of Virginia   (United States)

^b IBM T J WATSON RESEARCH CENTER   (United States)

^c HARVARD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

PIPELINE DEPTH; POWER DENSITY; SUPERSCALAR WIDTH; THERMAL CONSTRAINTS;

BUFFER STORAGE; COMPUTER ARCHITECTURE; CONSTRAINT THEORY; COOLING SYSTEMS; MULTIPROCESSING SYSTEMS; OPTIMIZATION; VOLTAGE MEASUREMENT;

MICROPROCESSOR CHIPS;

EID: 33748857902     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2006.1598109     Document Type: Conference Paper

References (26)

1. D. Brooks, P. Bose, V. Srinivasan, M. Gschwind, P. Emma, and M. Rosenfield. Microarchitecture-level power-performance analysis: the powertimer approach. IBM J. Research and Development, 47(5), 2003.
2. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: a framework for architectural-level power analysis and optimizations. In Proc. of the 27th Int'l Symp. on Computer Architecture, Jun. 2000.
3. P. Chaparro, J. Gonzalez, and A. Gonzalez. Thermal-aware clustered microarchitectures. In Proc. of the Int'l Conf. on Computer Design, Oct. 2004.
4. S. Chaudhry, P. Caprioli, S. Yip, and M. Tremblay. High performance throughput computing. IEEE Micro, 25(3):32-45, May/June 2005.
5. M. Ekman and P. Stenstrom. Performance and power impact of issue-width in chip-multiprocessor cores. In Proc. of the Int'l Conf. on Parallel Processing, Oct. 2003.
6. A. El-Moursy, R. Garg, D. Albonesi, and S. Dwarkadas. Partitioning multi-threaded processors with a large number of threads. In Proc. of the 2005 Int'l Symp. on Performance Analysis of Systems and Software, Mar. 2005.
7. G. Hamerly, E. Perelman, J. Lau, and B. Calder. Simpoint 3.0: Faster and more flexible program analysis. In Proc. of the Wkshp on Modeling, Benchmarking and Simulation, June 2005.
8. A. Hartstein and T. R. Puzak. The optimum pipeline depth for a microprocessor. In Proc. of the 29th Int'l Symp. on Computer Architecture, pages 7-13, May 2002.
9. M. S. Hrishikesh et al. The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays. In Proc. of the 29th Int'l Symp. on Computer Architecture, pages 14-24, May 2002.
10. J. Huh, D. Burger, and S. W. Keckler. Exploring the design space of future CMPs. In Proc. of the Int'l Conf. on Parallel Architectures and Compilation Techniques, Sep. 2001.
11. T. Karkhanis and J. E. Smith. A first-order superscalar processor model. In Proc. of the 31st Int'l Symp. on Computer Architecture, Jun. 2004.
12. P. Kongetira, K. Aingaran, and K. Olukotun. Niagara: A 32-way multithreaded sparc processor. IEEE Micro, 25(2):21-29, Mar./Apr. 2005.
13. B. Kumar and E. S. Davidson. Computer system design using a hierarchical approach to performance evaluation. In Communications of the ACM, 23(9), Sep. 1980.
14. R. Kumar, V. Zyuban, and D. M. Tullsen. Interconnections in multicore architectures: Understanding mechanisms, overheads and scaling. In The 32nd Int'l Symp. on Computer Architecture, June. 2005.
15. S. R. Kunkel, R. J. Eickemeyer, M. H. Lipasti, T. J. Mullins, B. O.Krafka, H. Rosenberg, S. P. Vander-Wiel, P. L. Vitale, and L. D. Whitley. A performance methodology for commercial servers. In. IBM J. of Research and Development, 44(6), 2000.
16. B. Lee and D. Brooks. Effects of pipeline complexity on SMT/CMP power-performance efficiency. In Proc. of the Workshop on Complexity Effective Design, Jun. 2005.
17. J. Li and J. F. Martinez. Power-performance implications of thread-level parallelism on chip multiprocessors. In Proc. of the 2005 Int'l Symp. on Performance Analysis of Systems and Software, pages 124-34, Mar. 2005.
18. Y. Li, D. Brooks, Z. Hu, and K. Skadron. Performance, energy and thermal, considerations for SMT and CMP architectures: Extended discussion and results. Technical Report CS-2004-32, Univ. of Virginia Dept. of Computer Science, Oct. 2004.
19. M. Moudgill, J. Wellman, and J. Moreno. Environment forpowerpc microarchitecture exploration. IEEE Micro, 19(3), May/Jun. 1999.
20. K. Ramani, N. Muralimanohar, and R. Balasubramonian. Microarchitectural techniques to reduce interconnect power in clustered processors. In Proc. of the Workshop on Complexity Effective Design, Jun. 2004.
21. K. Skadron, K. Sankaranarayanan, S. Velusamy, D. Tarjan, M. R. Stan, and W. Huang. Temperature-aware microarchitecture: Modeling and implementation. ACM Trans. on Architecture and Code Optimization, 1(1), Mar. 2004.
22. E. Sprangle and D. Carmean. Increasing processor performance by implementing deeper pipelines. In Proc. of the 29th Int'l Symp. on Computer Architecture, pages 25-34, May 2002.
23. M. Tremblay, B. Joy, and K. Shin. A three dimensional register file for superscalar processors. In Proc. of the 28th Hawaii Int'l Conf. on System Sciences, 1995.
24. N. Weste and D. Harris. CMOS VLSI design: A circuit and systems perspective. Addison-Wesley, 2005.
25. V. Zyuban. Inherently lower-power high-performance superscalar architectures. PhD thesis, Univ. of Notre Dame, Mar. 2000.
26. V. Zyuban, D. Brooks, V. Srinivasan, M. Gschwind, P. Bose, P. Strenski, and P. Emma. Integrated analysis of power and performance for pipelined microprocessors. IEEE Transactions on Computers, 53(8), Aug. 2004.