A performance methodology for commercial servers

IBM Journal of Research and Development

Volumn 44, Issue 6, 2000, Pages 851-872

  Kunkel, S R ^a   Eickemeyer, R J ^a   Lipasti, M H ^a   Mullins, T J ^a   O'Krafka, B ^a   Rosenberg, H ^a   Vanderwiel, S P ^a   Vitale, P L ^a   Whitley, L D ^a  

^a NONE

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; DATA REDUCTION; INFORMATION MANAGEMENT; OPTIMIZATION; SIMULATORS; SYSTEMS ANALYSIS;

MEMORY MANAGEMENT;

SERVERS;

EID: 0034312339     PISSN: 00188646     EISSN: None     Source Type: Journal    
DOI: 10.1147/rd.446.0851     Document Type: Article

References (33)

1. http://www.tpc.org.
2. http://www.notesbench.org.
3. http://www.sap-ag.de.
4. R. Odell and E. Barsness, "IBM AS/400 Business Object Benchmark for Java (jBOB)," IBM White Paper, April 1999, IBM Corporation, available at http: //www.as400.ibm.com/whpapr/jbob400.htm.
5. M. Johnson, Superscalar Microprocessor Design, Prentice-Hall, Inc., Englewood Cliffs, NJ, 1991.
6. The PowerPC Architecture, Second Edition, C. May, E. Silha, R. Simpson, and H. Warren, Eds., Morgan Kaufmann Publishers, San Francisco, 1994.
7. A. Mink, R. Carpenter, G. Nact, and J. Roberts, "Multiprocessor Performance-Measurement Instrumentation," IEEE Computer 23, 63-75 (1990).
8. A. D. Malony, D. A. Reed, and H. A. G. Wijshoff, "Performance Measurement Intrusion and Perturbation Analysis," IEEE Trans. Parallel & Distr. Syst. 3, No. 4, 433-450 (1992).
9. C. B. Stunkel, B. Janssens, and W. K. Fuchs, "Address Tracing for Parallel Machines," IEEE Computer 24, 31-38 (1991).
10. J. R. Larus, "Efficient Program Tracing," IEEE Computer 26, 52-61 (1993).
11. A. Agarwal, R. L. Sites, and M. Horwitz, "ATUM: A New Technique for Capturing Address Traces Using Microcode," Proceedings of the 13th International Symposium on Computer Architecture, 1986, pp. 119-127.
12. T. R. Puzak, "Cache-Memory Design," Ph.D. thesis, Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, 1985.
13. L. A. Barroso, S. Iman, M. Dubois, and K. Ramamurthy, "RPM: A Rapid Prototyping Engine for Multiprocessor Systems," IEEE Computer 28, No. 2, 26-34 (1995).
14. A. Nanda, K.-K. Mak, K. Sugavanam, R. K. Sahoo, V. Soundararajan, and T. B. Smith, "MemorIES: A Programmable, Real-Time Hardware Emulation Tool for Multiprocessor Server Design," Proceedings of the Ninth International Conference on Architecture Support for Programming Languages and Operating Systems, November 2000, pp. 37-48.
15. W. J. Schmidt, R. R. Roediger, C. S. Mestad, B. Mendelson, I. Shavit-Lottem, and V. Bortnikov-Sitnitsky, "Profile-Directed Restructuring of Operating System Code," IBM Syst. J. 37, No. 2, 270-297 (1998).
16. S. Kunkel, B. Armstrong, and P. Vitale, "System Optimization for OLTP Workloads," IEEE Micro 19, 56-64 (1999).
17. K. Keeton, "The Impact of Database System Configuration on Computer Architecture Performance Evaluation," presented in tutorial session with the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems, October 1998.
18. K. M. Chandy, U. Herzog, and L. Woo, "Parametric Analysis of Queuing Networks," IBM J. Res. Develop. 19, 36-42 (1975).
19. S. S. Lavenberg and M. Reiser, "Stationary State Probabilities at Arrival Instants for Closed Queuing Networks with Multiple Types of Customers," J. Appl. Prob. 17, 1048-1061 (1980).
20. M. Chiang and G. S. Sohi, "Experience with Mean Value Analysis Models for Evaluating Shared Bus, Throughput-Oriented Multiprocessors," Proceedings of the 1991 ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, 1991, pp. 90-100.
21. M. K. Vernon, E. D. Lazowska, and J. Zahorjan, "An Accurate and Efficient Performance Analysis Technique for Multiprocessor Snooping Cache-Consistency Protocols," Proceedings of the 15th Annual Symposium on Computer Architecture, Honolulu, 1988, pp. 308-315.
22. M. Reily and J. Edmondson, "Performance Simulation of an Alpha Microprocessor," IEEE Computer 31, No. 5, 50-58 (1998).
23. P. Boos and T. Connate, "Performance Analysis and Its Impact on Design," IEEE Computer 31, No. 5, 41-49 (1998).
24. M. Moudgill, J.-D. Wellman, and J. H. Moreno, "Environment for PowerPC Microarchitecture Exploration," IEEE Micro 19, No. 3, 15-25 (1999).
25. D. A. Patterson, P. Chen, G. Gibson, and R. H. Katz, "Introduction to Redundant Arrays of Inexpensive Disks (RAID)," Proceedings of COMPCON Spring '89, Thirty-fourth IEEE Computer Society International Conference, 1989, pp. 112-117.
26. http://www.mesquite.com.
27. G. Ganger, "System-Oriented Evaluation of Storage Subsystem Performance," Ph.D. Dissertation, Publication No. CSE-TR-243-95, University of Michigan, Ann Arbor, June 1995.
28. J. M. Borkenhagen, R. J. Eickemeyer, R. N. Kalla, and S. R. Kunkel, "A Multithreaded PowerPC Processor for Commercial Servers," IBM J. Res. Develop. 44, No. 6, 885-898 (2000, this issue).
29. A. Maynard, C. Donnelly, and B. Olzewski, "Contrasting Characteristics and Cache Performance of Technical and Multi-User Commercial Workloads," Proceedings of the International Conference on Architecture Support for Programming Languages and Operating Systems, October 1994, pp. 145-156.
30. K. Keeton, D. Patterson, Y. He, R. Raphael, and W. Baker, "Performance Characterization of a Quad Pentium Pro SMP Using OLTP Workloads," Proceedings of the 25th Annual International Symposium on Computer Architecture, Barcelona, June 1998, pp. 15-26.
31. L. Barroso, K. Gharachorloo, and E. Bugnion, "Memory System Characterization of Commercial Workloads," Proceedings of the 25th Annual International Symposium on Computer Architecture, Barcelona, June 1998, pp. 3-14.
32. J. Kalamatianos and D. Kaeli, "Temporal-Based Procedure Reordering for Improved Instruction Cache Performance," Proceedings of the Fourth International Symposium on High-Performance Computer Architecture, Las Vegas, January 1998, pp. 244-253.
33. P. Magnusson, A. Landin, and E. Hagersten, "Queue Locks on Cache Coherent Multiprocessors," Proceedings of the Eighth International Parallel Processing Symposium, April 1994, pp. 165-171.