High-performance throughput computing

IEEE Micro

Volumn 25, Issue 3, 2005, Pages 32-45

  Chaudhry, Shailender ^a   Caprioli, Paul ^a   Yip, Sherman ^a   Tremblay, Marc ^a  

^a SUN MICROSYSTEMS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; COMPUTER ARCHITECTURE; COMPUTER SYSTEMS; DATA STORAGE EQUIPMENT; DATABASE SYSTEMS; JAVA PROGRAMMING LANGUAGE; SERVERS;

CHIP MULTITHREADING; HIGH PERFORMANCE THROUGHPUT COMPUTING; SERVER MICROPROCESSOR;

MICROPROCESSOR CHIPS;

EID: 22944440036     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2005.49     Document Type: Article

References (11)

1. M. Tremblay, "MAJC: An Architecture for the New Millennium," Hot Chips 11, 1999; http://www.hotchips.org/archives/hc11/3_Tue/ hc99.s8.2.Tremblay.pdf.
2. M. Tremblay et al., "The MAJC Architecture: A Synthesis of Parallelism and Scalability," IEEE Micro, vol. 20, no. 6, Nov.-Dec. 2000, pp. 12-25.
3. S. Kapil, "Gemini: A Power-Efficient Chip Multi-Threaded UltraSPARC Processor," Hot Chips 15, 2003; http://www.hotchips.org/archive/ hc15/pdf/12.sun.pdf.
4. Q. Jacobson, "UltraSPARC IV Processors," Microprocessor Forum, In-Stat, 2003.
5. D. Greenley, "Sun UltraSPARC IV+ Processor," Microprocessor Forum, In-Stat, 2004.
6. P. Kongetira, K. Aingaran, and K. Olukotun, "Niagara: A 32-Way Multithreaded Sparc Processor," IEEE Micro, vol. 25, no. 2, Mar.-Apr. 2005, pp. 21-29.
7. J. Tendler et al., "Power4 System Microarchitecture," IBM J. Research and Development, vol. 46, no. 1, Jan. 2002, pp. 5-25.
8. J. Clabes et al., "Design and Implementation of the Power5 Microprocessor," Proc. 41st Ann. Conf. Design Automation (DAC 04), ACM Press, 2004, pp. 670-672.
9. S. Kunkel et al., "A Performance Methodology for Commercial Servers," IBM J. Research and Development, vol. 44, no. 6, Nov. 2000, pp. 851-872.
10. K. Flautner et al., "Thread Level Parallelism and Interactive Performance of Desktop Applications," ACM SIGPLAN Notices, vol. 35, no. 11, Nov. 2003, pp. 129-138.
11. Y. Chou, B. Fahs, and S. Abraham, "Microarchitecture Optimizations for Exploiting Memory-Level Parallelism," Proc. 31st Ann. Int'l Symp. Computer Architecture (ISCA 04), IEEE Press, 2004, pp. 76-89.