Distributed differential oscillators for global clock networks

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 9, 2006, Pages 2083-2094

  Chan, Steven C ^a,b,c   Shepard, Kenneth L ^a,b   Restle, Phillip J ^a,c  

^a IEEE   (United States)

^b Fu Foundation School of Engineering and Applied Science   (United States)

^c IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

Clock distribution; Inductance; Jitter; Resonant clocking; Skew; Timing circuits

Indexed keywords

CLOCK AMPLITUDE; CLOCK DISTRIBUTION; RESONANT CLOCKING; SKEW;

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ELECTRIC CLOCKS; INDUCTANCE; JITTER; RESONANCE; TIMING CIRCUITS;

OSCILLATORS (ELECTRONIC);

EID: 33748370317     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.880610     Document Type: Article

References (36)

1. P. J. Restle et al., "A clock distribution network for microprocessors," IEEE J. Solid-State Circuits, vol. 36, no. 5, pp. 792-799, May 2001.
2. T. Xanthopoulos, D. W. Bailey, A. K. Gangwar, M. K. Gowan, A. K. Jain, and B. K. Prewitt, "The design and analysis of the clock distribution network for a 1.2 GHz alpha microprocessor," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2001, pp. 402-403.
3. S. Tam, S. Rusu, U. N. Desai, R. Kim, J. Zhang, and I. Young, "Clock generation and distribution for the first IA-64 microprocessor," IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1545-1552, Nov. 2000.
4. D. Pham et al., "The design and implementation of a first-generation CELL processor," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2005, pp. 184-185.
5. J. Hart et al., "Implementation of a 4th-generation 1.8 GHz dual-core SPARC V9 microprocessor," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2005, pp. 186-187.
6. V. L. Chi, "Salphasic distribution of clock signals for synchronous systems," IEEE Trans. Comput., vol. 43, no. 5, pp. 597-602, May 1994.
7. F. O'Mahony, C. P. Yue, M. A. Horowitz, and S. S. Wong, "A 10-GHz global clock distribution using coupled standing-wave oscillators," IEEE J. Solid-State Circuits, vol. 38, no. 11, pp. 1813-1820, Nov. 2003.
8. J. Wood, T. C. Edwards, and S. Lipa, "Rotary traveling-wave oscillator arrays: A new clock technology," IEEE J. Solid-State Circuits, vol. 36, no. 11, pp. 1654-1665, Nov. 2001.
9. W. C. Athas, L. J. Svensson, J. G. Koller, N. Tzartzanis, and Y. Chou, "Low-power digital systems based on adiabatic-switching principles," IEEE Trans. Very Large Scale. Integr. (VLSI) Syst., vol. 2, no. 4, pp. 398-407, Dec. 1994.
10. W. C. Athas, L. J. Svensson, and N. Tzartanis, "A resonant signal driver for two-phase, almost-nonoverlapping clocks," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), 1996, pp. 129-132.
11. W. Athas, N. Tzartzanis, L. J. Svensson, L. Peterson, H. Li, X. Jiang, P. Wang, and W.-C. Liu, "AC-1: A clock-power microprocessor," in Proc. IEEE Int. Symp. Low Power Electronics and Design (ISLPED), 1997, pp. 328-333.
12. A. J. Drake, K. J. Nowka, T. Y. Nguyen, J. L. Burns, and R. B. Brown, "Resonant clocking using distributed parasitic capacitance," IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1520-1528, Sep. 2004.
13. V. Gutnik and A. Chandrakasan, "Active GHz clock network using distributed PLLs," IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1553-1560, Nov. 2000.
14. M. Saint-Laurent and M. Swaminathan, "A multi-PLL clock distribution architecture for gigascale integration," in Proc. Int. Conf. Computer Design, 2001, pp. 214-220.
15. L. Hall, M. Clements, W. Liu, and G. Bilbro, "Clock distribution using cooperative ring oscillators," in Proc. 17th Conf. Advanced Research in VLSI, 1997, pp. 62-75.
16. H. Mizuno and K. Ishibashi, "A noise-immune GHz-clock distribution scheme using synchronous distributed oscillators," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 1998, pp. 404-405.
17. S. C. Chan, K. L. Shepard, and P. J. Restle, "Uniform-phase, uniform-amplitude, resonant-load global clock distributions," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 102-109, Jan. 2005.
18. F. E. Anderson, J. S. Wells, and E. Z. Berta, "The core clock system on the next generation Itanium microprocessor," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2002, pp. 146-147.
19. S. Tam, R. D. Limaye, and U. N. Desai, "Clock generation and distribution for the 130-nm Itanium 2 processor with 6-MB on-die L3 cache, " IEEE J. Solid-State Circuits, vol. 39, no. 4, pp. 636-642, Apr. 2004.
20. P. Mahoney, E. Fetzer, B. Doyle, and S. Naffziger, "Clock distribution on a dual-core, multi-threaded Itanium-family processor," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2005, pp. 292-293.
21. Maxwell 2-D Field Solver. Ansoft Corp. [Online]. Available: http://www.ansoft.com/products/em/max2d/
22. M. Danesh and J. R. Long, "Differentially driven symmetric microstrip inductors," IEEE J. Solid-State Circuits, vol. 50, no. 1, pp. 332-341, Jan. 2002.
23. HFSS: High Frequency Structure Simulator 3-D Field Solver. Ansoft Corp. [Online]. Available: http://www.ansoft.com/products/hf/hfss/
24. C. P. Yue and S. S. Wong, "On-chip spiral inductors with patterned ground shields for Si-based RF ICs," IEEE J. Solid-State Circuits, vol. 33, no. 5, pp. 743-752, May 1998.
25. J. A. McNeill, "Jitter in ring oscillators," IEEE J. Solid-State Circuits, vol. 32, no. 6, pp. 870-879, Jun. 1997.
26. A. Hajimiri, S. Limotyrakis, and T. H. Lee, "Jitter and phase noise in ring oscillators," IEEE J. Solid-State Circuits, vol. 34, no. 6, pp. 790-804, Jun. 1999.
27. H.-T. Ng et al., "A second-order semidigital clock recovery circuit based on injection locking," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2101-2110, Dec. 2003.
28. D. Weinlader, R. Ho, C.-K. K. Yang, and M. Horowitz, "An eight channel 36 GSample/s CMOS timing analyzer," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2000, pp. 170-171.
29. J. Montanaro et al., "A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor," IEEE J. Solid-State Circuits, vol. 31, no. 11, pp. 1703-1714, Nov. 1996.
30. 2 system," IEEE Trans. Microw. Theory Tech., vol. MTT-19, no. 11, pp. 869-881, Nov. 1971.
31. J. G. Maneatis, "Low-jitter process-independent DLL and PLL based on self-bias techniques," IEEE J. Solid-State Circuits, vol. 31, no. 11, pp. 1723-1732, Nov. 1996.
32. A. Muhtaroglu, G. Taylor, and T. Rahal-Arabi, "On-die droop detector for analog sensing of power supply noise," IEEE J. Solid-State Circuits, vol. 39, no. 4, pp. 651-660, Apr. 2004.
33. A. Hajimiri and T. H. Lee, "Design issues in CMOS differential LC oscillators," IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 717-724, May 1999.
34. J. J. Rael and A. A. Abidi, "Physical processes of phase noise in differential LC oscillators," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 2000, pp. 569-572.
35. J. Clabes et al., "Design and implementation of the POWER5 microprocessor," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2004, pp. 56-57.
36. J. Stinson and S. Rusu, "A 1.5 GHz third generation Itanium processor," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2003, pp. 252-253.