A 10-GHz global clock distribution using coupled standing-wave oscillators

IEEE Journal of Solid-State Circuits

Volumn 38, Issue 11, 2003, Pages 1813-1820

  O'Mahony, Frank O ^a   Yue, C Patrick ^b   Horowitz, Mark A ^a   Wong, S Simon ^a  

^a Stanford University   (United States)

^b Aeluros Inc   (United States)

Author keywords

Clock distribution; Coupled oscillators; Distributed oscillators; On chip phase measurement; Resonant clocking; Salphasic; Standing wave

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC NETWORK SYNTHESIS; MATHEMATICAL MODELS; MOSFET DEVICES; OSCILLATORS (ELECTRONIC); RESONATORS; STANDING WAVE METERS; TRANSCONDUCTANCE; TRANSMISSION LINE THEORY;

CLOCK DISTRIBUTION; COUPLED OSCILLATOR; DISTRIBUTED OSCILLATOR; IN-CHIP PHASE MEASUREMENT; STANDING WAVE OSCILLATOR;

TIMING CIRCUITS;

EID: 0242551727     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2003.818299     Document Type: Article

References (14)

1. P. J. Restle et al., "A clock distribution network for microprocessors," IEEE J. Solid-State Circuits, vol. 36, pp. 792-799, May 2001.
2. V. L. Chi, "Salphasic distribution of clock signals for synchronous systems," IEEE Trans. Comput., vol. 43, pp. 597-602, May 1994.
3. M. E. Becker and T. F. Knight Jr., "Transmission line clock driver," in Proc. IEEE Int. Conf. Computer Design, Oct. 1999, pp. 489-490.
4. M. Hosoya, W. Hioe, K. Takagi, and E. Goto, "Operation of a 1-bit quantum flux parametron shift register (latch) by 4-phase 36-GHz clock," IEEE Trans. Appl. Superconduct., vol. 5, pp. 2831-2834, June 1995.
5. J. Wood, T. C. Edwards, and S. Lipa, "Rotary travelling-wave oscillator arrays: a new clock technology," IEEE J. Solid-State Circuits, vol. 36, pp. 1654-1665, Nov. 2001.
6. I. Galton, D. A. Towne, J. J. Rosenberg, and H. T. Jensen, "Clock distribution using coupled oscillators," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 3, May 1996, pp. 217-220.
7. L. Hall, M. Clements, W. Liu, and G. Bilbro, "Clock distribution using cooperative ring oscillators," in Proc. 17th Conf. Advanced Research in VLSI, Sept. 1997, pp. 15-16.
8. V. Gutnik and A. P. Chandrakasan, "Active GHz clock network using distributed PLLs," IEEE J. Solid-State Circuits, vol. 35, pp. 1553-1560, Nov. 2001.
9. M. Saint-Laurent, M. Swaminathoan, and J. D. Meindl, "On the micro-architectural impact of clock distribution using multiple PLLs," in Proc. IEEE Int. Conf. Computer Design, Sept. 2001, pp. 214-220.
10. M. Bussmann and U. Langmann, "Active compensation of interconnect losses for multi-GHz clock distribution networks," IEEE Trans. Circuits Syst. II, vol. 39, pp. 790-798, Nov. 1992.
11. S. Deibele and J. B. Beyer, "Attenuation compensation in distributed amplifier design," IEEE Trans. Microwave Theory Tech., vol. MTT-37, pp. 1425-1433, Sept. 1989.
12. R. A. York, "Nonlinear analysis of phase relationships in quasi-optical oscillator arrays," IEEE Trans. Microwave Theory Tech., vol. 41, pp. 1799-1809, Oct. 1993.
13. A. Maxim, B. Scott, E. M. Schneider, M. L. Hagge, S. Chacko, and D. Stiurca, "A low jitter 125-1250 MHz process independent and ripple-poleless 0.18-μm CMOS PLL based on a sample-reset loop filter," IEEE J. Solid-State Circuits, vol. 36, pp. 1673-1683, Nov. 2001.
14. B. Van der Pol, "The nonlinear theory of electric oscillations," Proc. IRE, vol. 22, pp. 1051-1085, Sept. 1934.