Jitter and phase noise in ring oscillators

IEEE Journal of Solid-State Circuits

Volumn 34, Issue 6, 1999, Pages 790-804

  Hajimiri, Ali ^a,c,d   Limotyrakis, Sotirios ^b,e   Lee, Thomas H ^b  

^a CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

^b Stanford University   (United States)

^c SHARIF UNIVERSITY OF TECHNOLOGY   (Iran)

^d STANFORD UNIVERSITY   (United States)

^e TEXAS INSTRUMENTS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC POWER SUPPLIES TO APPARATUS; MATHEMATICAL MODELS; PHASE LOCKED LOOPS; SIGNAL NOISE MEASUREMENT; SUBSTRATES;

IMPULSE SENSITIVITY FUNCTIONS; PHASE JITTER; PHASE NOISE; POWER DISSIPATION; RING OSCILLATORS; SHORT CHANNEL EFFECTS;

VARIABLE FREQUENCY OSCILLATORS;

EID: 0032651134     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.766813     Document Type: Article

References (23)

1. Thomas H. Lee (S'87-M'87), for a photograph and biography, see p. 585 of the May 1999 issue of this JOURNAL.
2. L. DeVito, J. Newton, R. Croughwell, J. Bulzacchelli, and F. Benkley, "A 52 and 155 MHz clock-recovery PLL," in ISSCC Dig. Tech. Papers, Feb. 1991, pp. 142-143.
3. A. W. Buchwald, K. W. Martin, A. K. Oki, and K. W. Kobayashi, "A 6-GHz integrated phase-locked loop using AlCaAs/Ga/As heterojunction bipolar transistors," IEEE J. Solid-State Circuits, vol. 27, pp. 1752-1762, Dec. 1992.
4. B. Lai and R. C. Walker, "A monolithic 622 Mb/s clock extraction data retiming circuit," in ISSCC Dig. Tech. Papers, Feb. 1993, pp. 144-144.
5. R. Farjad-Rad, C. K. Yang, M. Horowitz, and T. H. Lee, "A 0.4 mm CMOS 10 Gb/s 4-PAM pre-emphasis serial link transmitter," in Symp. VLSI Circuits Dig. Tech Papers, June 1998, pp. 198-199.
6. W. D. Llewellyn, M. M. H. Wong, G. W. Tietz, and P. A. Tucci, "A 33 Mbi/s data synchronizing phase-locked loop circuit," in ISSCC Dig. Tech. Papers, Feb. 1988, pp. 12-13.
7. M. Negahban, R. Behrasi, G. Tsang, H. Abouhossein, and G. Bouchaya, "A two-chip CMOS read channel for hard-disk drives," in ISSCC Dig. Tech. Papers, Feb. 1993, pp. 216-217.
8. M. G. Johnson and E. L. Hudson, "A variable delay line PLL for CPU-coprocessor synchronization," IEEE J. Solid-State Circuits, vol. 23, pp. 1218-1223, Oct. 1988.
9. I. A. Young, J. K. Greason, and K. L. Wong, "A PLL clock generator with 5-110 MHz of lock range for microprocessors," IEEE J. Solid-State Circuits, vol. 27, pp. 1599-1607, Nov. 1992.
10. J. Alvarez, H. Sanchez, G. Gerosa, and R. Countryman, "A wide-bandwidth low-voltage PLL for PowerPC™ microprocessors," IEEE J. Solid-State Circuits, vol. 30, pp. 383-391, Apr. 1995.
11. I. A. Young, J. K. Greason, J. E. Smith, and K. L. Wong, "A PLL clock generator with 5-110 MHz lock range for microprocessors," in ISSCC Dig. Tech. Papers, Feb. 1992, pp. 50-51.
12. M. Horowitz, A. Chen, J. Cobrunson, J. Gasbarro, T. Lee, W. Leung, W. Richardson, T. Thrush, and Y. Fujii, "PLL design for a 500 Mb/s interface," in ISSCC Dig. Tech. Papers, Feb. 1993, pp. 160-161.
13. T. C. Weigandt, B. Kim, and P. R. Gray, "Analysis of timing jitter in CMOS ring oscillators," in Proc. ISCAS, June 1994.
14. J. McNeill, "Jitter in ring oscillators," IEEE J. Solid-State Circuits, vol. 32, pp. 870-879, June 1997.
15. B. Razavi, "A study of phase noise in CMOS oscillators," IEEE J. Solid-State Circuits, vol. 31, pp. 331-343, Mar. 1996.
16. A. Hajimiri, S. Limotyrakis, and T. H. Lee, "Phase noise in multigigahertz CMOS ring oscillators," in Proc. Custom Integrated Circuits Conf., May 1998, pp. 49-52.
17. A. Hajimiri and T. H. Lee, "A general theory of phase noise in electrical oscillators," IEEE J. Solid-State Circuits, vol. 33, pp. 179-194, Feb. 1998.
18. _, The Design of Low Noise Oscillators. Boston, MA: Kluwer Academic, 1999.
19. A. A. Abidi, "High-frequency noise measurements of FET's with small dimensions," IEEE Trans. Electron Devices, vol. ED-33, pp. 1801-1805, Nov. 1986.
20. T. Kwasniewski, M. Abou-Seido, A. Bouchet, F. Gaussorgues, and J. Zimmerman, "Inductorless oscillator design for personal communications devices - A 1.2 μm CMOS process case study," in Proc. CICC, May 1995, pp. 327-330.
21. J. G. Maneatis and M. A. Horowitz, "Precise delay generation using coupled oscillators," IEEE J. Solid-State Circuits, vol. 28, pp. 1273-1282, Dec. 1993.
22. W. A. Gardner, Introduction to Random Processes. New York: McGraw-Hill, 1990.
23. W. F. Egan, Frequency Synthesis by Phase Lock. New York: Wiley, 1981.