Jitter in ring oscillators

IEEE Journal of Solid-State Circuits

Volumn 32, Issue 6, 1997, Pages 870-879

  McNeill, John A ^a,b,c,d,e,f  

^a WORCESTER POLYTECHNIC INSTITUTE   (United States)

^b DARTMOUTH COLLEGE   (United States)

^c UNIVERSITY OF ROCHESTER   (United States)

^d BOSTON UNIVERSITY   (United States)

^e ANALOGIC CORPORATION   (United States)

^f Adaptive Optics Associates   (United States)

Author keywords

Design methodology; Jitter; Noise measurement; Oscillator noise; Oscillator stability; Phase jitter; Phase noise; Phase locked loops; Voltage controlled oscillators

Indexed keywords

CIRCUIT RESONANCE; ELECTRIC INDUCTORS; ELECTRONIC EQUIPMENT MANUFACTURE; ELECTRONIC EQUIPMENT TESTING; FREQUENCY DOMAIN ANALYSIS; PHASE LOCKED LOOPS; SIGNAL NOISE MEASUREMENT; TIME DOMAIN ANALYSIS;

HARMONIC OSCILLATORS; PHASE JITTER; RING OSCILLATORS;

VARIABLE FREQUENCY OSCILLATORS;

EID: 0031165398     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.585289     Document Type: Article

References (41)

1. L. DeVito, J. Newton, R. Croughwell, J. Bulzacchelli, and F. Benkley, "A 52MHz and 155MHz clock-recovery PLL," in ISSCC Dig. Tech. Papers, 1991, pp. 142-143.
2. A. W. Buchwald, K. W. Martin, A. K. Oki, and K. W. Kobayashi, "A 6-GHz integrated phase-locked loop using AIGaAs/GaAs heterojunction bipolar transistors," IEEE J. Solid-State Circuits, vol. 27, pp. 1752-1762, Dec. 1992.
3. B. Lai and R. C. Walker, "A monolithic 622Mb/s clock extraction data retiming circuit," in ISSCC Dig. Tech. Papers, Feb. 1991, pp. 144-145.
4. M. Negahban, R. Behrasi, G. Tsang, H. Abouhossein, and G. Bouchaya, "A two-chip CMOS read channel for hard-disk drives," in ISSCC Dig. Tech. Papers, Feb. 1993, pp. 216-217.
5. W. D. Llewellyn, M. M. H. Wong, G. W. Tietz, and P. A. Tucci, "A 33Mb/s data synchronizing phase-locked-loop circuit," in ISSCC Dig. Tech. Papers, Feb. 1988, pp. 12-13.
6. M. Horowitz, A. Chan, J. Cobrunson, J. Gasbarro, T. Lee, W. Leung, W. Richardson, T. Thrush, and Y. Fujii, "PLL design for a 500Mb/s interface," in ISSCC Dig. Tech. Papers, Feb. 1993, pp. 160-161.
7. I. A. Young, J. K. Greason, J. E. Smith, and K. L. Wong, "A PLL clock generator with 5 to 11OMHz lock range for microprocessors," in ISSCC Dig. Tech. Papers, Feb. 1992, pp. 50-51.
8. S. Harris, "The effects of sampling clock jitter on Nyquist sampling analog-to-digital converters, and on oversampling delta-sigma ADC's," J. Audio Eng. Soc., vol. 38, pp. 537-542, July 1990.
9. _, "How to achieve optimum performance from delta-sigma A/D and D/A converters," J. Audio Eng. Soc., vol. 41, no. 10, pp. 782-790, Oct. 1993.
10. R. R. Cordell, J. B. Forney, C. N. Dunn, and W. Garrett, "A 50 MHz phase- and frequency-locked loop," IEEE J. Solid-State Circuits, vol. SC-14, pp. 1003-1009, Dec. 1979.
11. H. Ransijn and P. O'Connor, "A PLL-based 2.5 Gb/s GaAs clock and data regenerator IC," IEEE J. Solid-State Circuits, vol. 26, pp. 1345-1353, Oct. 1991.
12. N. M. Nguyen and R. G. Meyer, "A 1.8 GHz monolithic LC voltage-controlled oscillator, in ISSCC Dig. Tech. Papers, 1992, pp. 158-159.
13. W. A. Edson, "Noise in oscillators," Proc. IRE, Aug. 1960, PP. 1454-1466.
14. M. J. E. Golay, "Monochromaticity and noise in a regenerative electrical oscillator," Proc. IRE,. pp. 1473-1477, Aug. 1960.
15. D. B. Leeson, "A simple model of feedback oscillator noise spectrum," Proc. IEEE, vol. 54, pp. 329-330, 1966.
16. C. J. M. Verhoeven, "First order oscillators," Ph.D. dissertation, Delft University, 1990.
17. K. Kato, T. Sase, H. Sato, I. Ikushima, and S. Kojima, "A low-power 128-MHz VCO for monolithic PLL IC's," IEEE J. Solid-State Circuits, vol. SC-23, pp. 474-479, Apr. 1988.
18. A. Sempel, "A fully integrated HIFI PLL FM demodulator," in ISSCC Dig. Tech. Papers, Feb. 1990, pp. 102-103.
19. M. Souyer and H. A. Ainspan, "A monolithic 2.3Gb/s 100mW clock and data recovery circuit," in ISSCC Dig. Tech. Papers, Feb. 1993, pp. 158-159.
20. A. A. Abidi and R. G. Meyer, "Noise in relaxation oscillators," IEEE J. Solid-State Circuits, vol. SC-18, pp. 794-802, Dec. 1983.
21. B. W. Stuck, "Switching-time jitter statistics for bipolar transistor threshold-crossing detectors," M.S. thesis, Mass. Inst. Technol., 1969.
22. J. G. Sneep and C. J. M. Verhoeven, "A new low-noise 100-MHz balanced relaxation oscillator," IEEE J. Solid-State Circuits, vol. 25, pp. 692-698, June 1990.
23. C. J. M. Verhoeven, "A high-frequency electronically tunable quadrature oscillator," IEEE J. Solid-State Circuits, vol. 27, pp. 1097-1100, July 1992.
24. M. Banu and A. Dunlop, "A 660Mb/s CMOS clock recovery circuit with instantaneous locking for NRZ data and burst-mode transmission," in ISSCC Dig. Tech. Papers, Feb. 1993, pp. 102-103.
25. M. Banu, "MOS oscillators with multi-decade tuning range and gigahertz maximum speed," IEEE J. Solid-State Circuits, vol. SC-23, pp. 1386-1393, Dec. 1988.
26. S. K. Enam and A. A. Abidi, "A 300MHz CMOS voltage-controlled ring oscillator," IEEE J. Solid-State Circuits, vol. 25, pp. 312-315, Feb. 1990.
27. T. H. Hu and P. R. Gray, "A monolithic 480Mb/s parallel AGC/decision/clock recovery circuit in 1.2μm CMOS," in ISSCC Dig. Tech. Papers, Feb. 1993, pp. 98-99.
28. J. Scott, R. Starke, R. Ramachandran, D. Pietruszynski, S. Bell, K. McClellan, and K. Thompson, "A 16MB/s data detector and timing recovery circuit for token ring LAN," in ISSCC Dig. Tech. Papers, Feb. 1989 pp. 150-151.
29. K. M. Ware, H.-S. Lee, and C. G. SodINI, "A 200MHz CMOS phase-locked loop with dual phase detectors," in ISSCC Dig. Tech. Papers, Feb. 1989, pp. 192-193.
30. J. A. McNeill, "Jitter in ring oscillators," Ph.D. dissertation, Boston University, 1994.
31. _, "Jitter in ring oscillators," in Proc. 1994 ISCAS, May 1994, vol. 6, pp. 201-204.
32. T. C. Weigandt, B. Kim, and P. R. Gray, "Analysis of timing jitter in CMOS ring oscillators," in Proc. 1994 ISCAS, May 1994, vol. 4, pp. 27-30.
33. B. Kim, T. C. Weigandt, and P. R. Gray, "PLL/DLL system noise analysis for low jitter clock synthesizer design," in Proc. 1994 ISCAS, May 1994, vol. 4, pp. 31-34.
34. _, CSA803 User's Guide. Beaverton, OR: Tektronix, Inc., 1993.
35. F. M. Gardner, Phaselock Techniques. New York: Wiley, 1979.
36. _, "Synchronous optical network (SONET) transport systems - Common generic criteria" Bellcore Tech. Advisory, vol. TA-NWT-000253, no. 6, Sept. 1990.
37. K. M. Sharaf and M. I. Elmasry, "An accurate analytical propagation delay model for high-speed CML bipolar circuits," IEEE J. Solid-State Oman. vol. 29, pp. 31-45, Jan. 1994.
38. A. Bilotti and E. Mariani, "Noise characteristics of current mirror sinks/sources," IEEE J. Solid-State Circuits, vol. SC-10, pp. 516-524, Dec. 1975.
39. P.R. Gray and R. G. Meyer, Analysis and Design of Analog Integrated Circuits. New York: Wiley, 1993.
40. _, "AD807 data sheet," Analog Devices Inc., Wilmington, MA.
41. J. A. McNeill, "Interpolating ring VCO with V-to-f linearity compensation," Electron. Lett., vol. 30, no. 24, pp. 2003-2004, Nov. 1994.