Desynchronization: Synthesis of asynchronous circuits from synchronous specifications

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 25, Issue 10, 2006, Pages 1904-1921

  Cortadella, Jordi ^a,b   Kondratyev, Alex ^a,c   Lavagno, Luciano ^a,d   Sotiriou, Christos P ^a,e  

^a IEEE   (Spain)

^b UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^c CADENCE DESIGN SYSTEMS   (United States)

^d POLITECNICO DI TORINO   (Italy)

^e INSTITUTE OF COMPUTER SCIENCE   (Greece)

Author keywords

Asynchronous circuits; Concurrent systems; Desynchronization; Electronic design automation; Handshake protocols; Synthesis

Indexed keywords

ASYNCHRONOUS CIRCUITS; CONCURRENT SYSTEMS; DESYNCHRONIZATION; ELECTRONIC DESIGN AUTOMATION; HANDSHAKE PROTOCOLS;

CONSTRAINT THEORY; CONTROL EQUIPMENT; MICROPROCESSOR CHIPS; OPTIMIZATION; SYNCHRONIZATION;

INTEGRATED CIRCUITS;

EID: 33748316690     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2005.860958     Document Type: Article

References (30)

1. C. Amin, N. Menezes, K. Killpack, F. Dartu, U. Choudhury, N. Hakim, and Y. Ismail, "Statistical static timing analysis: How simple can we get?" in Proc. IEEE Design Automation Conf., Anaheim, CA, 2005, pp. 652-657.
2. A. Bardsley and D. Edwards, "Compiling the language Balsa to delay-insensitive hardware," in Computer Hardware Description Languages and Applications (CHDL), C. D. Kloos and E. Cerny, Eds., Toledo, Spain, Apr. 1997, pp. 89-91.
3. A. Benveniste, B. Caillaud, and P. Le Guernic, "From synchrony to asynchrony," in Concurrency Theory, 10th Int. Conf. (CONCUR), J. Baeten and S. Mauw, Eds. London, U.K.: Springer-Verlag, Aug. 1999, vol. 1664, pp. 162-177.
4. A. Benveniste, L. Carloni, P. Caspi, and A. Sangiovanni-Vincentelli, "Heterogeneous reactive systems modeling and correct-by-construction deployment," in Embedded Software, 3rd Int. Conf., (EMSOFT), R. Alur and I. Lee, Eds., Berlin, Germany, Oct. 2003, vol. 2855, pp. 35-50.
5. K. van Berkel, Handshake Circuits: An Asynchronous Architecture for VLSI Programming, vol. 5. New York: Cambridge Univ. Press, 1993.
6. I. Blunno, J. Cortadella, A. Kondratyev, L. Lavagno, K. Lwin, and C. Sotiriou, "Handshake protocols for de-synchronization," in Proc. Int. Symp. Advanced Research Asynchronous Circuits Systems, Crete, Greece, 2004, pp. 149-158.
7. I. Blunno and L. Lavagno, "Automated synthesis of micro-pipelines from behavioral Verilog HDL," in Proc. Int. Symp. Advanced Research Asynchronous Circuits Systems, Eilat, Israel, Apr. 2000, pp. 84-92.
8. D. Chinnery and K. Keutzer, "Reducing the timing overhead," in Closing the Gap Between ASIC and Custom: Tools and Techniques for High-Performance ASIC Design. Norwell, MA: Kluwer, 2002, ch. 3.
9. F. Commoner, A. W. Holt, S. Even, and A. Pnueli, "Marked directed graphs," J. Comput. Syst. Sci., vol. 5, no. 5, pp. 511-523, Oct. 1971.
10. J. Cortadella, A. Kondratyev, L. Lavagno, K. Lwin, and C. Sotiriou, "From synchronous to asynchronous: An automatic approach," in Proc. DATE, Paris, France, 2004, vol. 2, pp. 1368-1369.
11. J. Cortadella, A. Kondratyev, L. Lavagno, and C. Sotiriou, "A concurrent model for de-synchronization," in Proc. Int. Workshop Logic Synthesis, Laguna Beach, CA, 2003, pp. 294-301.
12. _, "Coping with the variability of combinational logic delays," in Proc. IEEE Int. Conf. Computer Design, San Jose, CA, Oct. 2004, pp. 505-508.
13. A. Davare, K. Lwin, A. Kondratyev, and A. L. Sangiovanni-Vincentelli, "The best of both worlds: The efficient asynchronous implementation of synchronous specifications," in Proc. IEEE Design Automation Conf, San Diego, CA, 2004, pp. 588-591.
14. L. Dennison, W. Dally, and T. Xanthopoulos, "Low-latency plesiochronous data retiming," in Advanced Research VLSI, Chapel Hill, NC, 1995, pp. 304-315.
15. S. B. Furber and P. Day, "Four-phase micropipeline latch control circuits," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 4, no. 2, pp. 247-253, Jun. 1996.
16. S. B. Furber, J. D. Garside, and D. A. Gilbert, "AMULET3: A high-performance self-timed ARM microprocessor," in Proc. ICCD, Austin, TX, Oct. 1998, pp. 247-252.
17. P. L. Guernic, J.-P. Talpin, and J.-C. L. Lann, "Polychrony for system design," J. Circuits Syst. Comput., vol. 12, no. 3, pp. 261-304, Apr. 2003.
18. N. Halbwachs, Synchronous Programming of Reactive Systems. Norwell, MA: Kluwer, 1993.
19. J. L. Hennessy and D. Patterson, Computer Architecture: A Quantitative Approach. San Mateo, CA: Morgan Kaufmann, 1990.
20. J. Kessels, A. Peeters, P. Wielage, and S.-J. Kim, "Clock synchronization through handshake signalling," Microprocess. Microsyst., vol. 27, no. 9, pp. 447-460, Oct. 2003.
21. R. Kol and R. Ginosar, "A doubly-latched asynchronous pipeline," in Int. ICCD, Austin, TX, Oct. 1996, pp. 706-711.
22. A. Kondratyev, L. Sorenson, and A. Streich, "Testing of asynchronous designs by inappropriate means: Synchronous approach," in Proc. IEEE Int. Symp. Advanced Research Asynchronous Circuits Systems, Manchester, U.K., Mar. 2001, pp. 171-180.
23. M. Ligthart, K. Fant, R. Smith, A. Taubin, and A. Kondratyev, "Asynchronous design using commercial HDL synthesis tools," in Proc. Int. Symp. Advanced Research Asynchronous Circuits Systems, Eilat, Israel, Apr. 2000, pp. 114-125.
24. D. H. Linder and J. C. Harden, "Phased logic: Supporting the synchronous design paradigm with delay-insensitive circuitry," IEEE Trans. Comput., vol. 45, no. 9, pp. 1031-1044, Sep. 1996.
25. T. Murata, "Petri Nets: Properties, analysis and applications," Proc. IEEE, vol. 77, no. 4, pp. 541-580, Apr. 1989.
26. S. Nassif, D. Boning, and N. Hakim, "The care and feeding of your statistical static timer," in Proc. IEEE Int. Conf. Computer-Aided Design, San Jose, CA, 2004, pp. 138-139.
27. C. D. Nielsen and M. Kishinevsky, "Performance analysis based on timing simulation," in Proc. ACM/IEEE Design Automation Conf., San Diego, CA, Jun. 1994, pp. 70-76.
28. O. A. Petlin and S. B. Furber, "Scan testing of micropipelines, " in Proc. IEEE VLSI Test Symp., Princeton, NJ, May 1995, pp. 296-301.
29. R. B. Reese and M. A. T. C. Traver, "A coarse-grain phased logic CPU," in Proc. Int. Symp. Advanced Research Asynchronous Circuits Systems, Vancouver, Canada, May 2003, pp. 2-13.
30. V. Varshavsky, V. Marakhovsky, and T.-A. Chu, "Logical timing (global synchronization of asynchronous arrays)," in 1st Int. Symp. Parallel Algorithm/Architecture Synthesis, Aizu-Wakamatsu, Japan, Mar. 1995, pp. 130-138.