Asynchronous design using commercial HDL synthesis tools

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn , Issue , 2000, Pages 114-125

  Ligthart, Michiel ^a   Fant, Karl ^a   Smith, Ross ^a   Taubin, Alexander ^a   Kondratyev, Alex ^a  

^a Theseus Logic   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ASYNCHRONOUS CIRCUITS; ASYNCHRONOUS DESIGN; CAD TOOL; COMMERCIAL DESIGN; COMMERCIAL TOOLS; CONVENTIONAL DESIGN; DESIGN FLOWS; IP BLOCK; LEVEL OF SERVICE; NEW DESIGN; NULL CONVENTION LOGIC; SYNTHESIS TOOL;

COMPUTER AIDED DESIGN;

EID: 77957975766     PISSN: 15228681     EISSN: None     Source Type: Journal    
DOI: 10.1109/ASYNC.2000.836983     Document Type: Article

References (43)

1. Scott Hauck. Asynchronous design methodologies: An overview. Proceedings of the IEEE, 83(1):69-93, January 1995
2. C. H. (Kees) van Berkel, Mark B. Josephs, and Steven M. Nowick. Scanning the technology: Applications of asynchronous circuits. Proceedings of the IEEE, 87(2):223-233, February 1999
3. Beth Martin. Technology 1999. Analysis and forecast issues. Electronic Design Automation. IEEE Spectrum January 1999 Volume 36 Number 1
4. Kees van Berkel, Joep Kessels, Marly Roncken, Ronald Saeijs, and Frits Schalij. The VLSI-programming language Tangram and its translation into handshake circuits. In Proc. European Conference on Design Automation (EDAC), pages 384-389, 1991
5. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev. Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers. IEICE Transactions on Information and Systems, E80-D(3):315-325, March 1997
6. K. Yun, P. Beerel, V. Vakilotojar, A. Dooply, J. Arcco. The Design and Verification of A High-Performance Low-Control-Overhead Asynchronous Differential Solver, In Proc. of International Symposium on Advanced research in Asynchronous Circuits and Systems, The Netherlands, pp 140-153, 1997
7. Kees van Berkel, Hans van Gageldonk, Joep Kessels, Cees Niessen, Ad Peelers, Marly Roncken, and Rik van de Wiel. Asynchronous does not imply low power, but. In Anantha Chandrakasan and Robert Brodersen, editors, Low Power CMOS Design, pages 227-232. IEEE Press, 1998
8. W.A. Lien, P. Day, C. Faransworth, D.L. Jackson, J. Liu, and N. Paver. Noise in a self-timed and synchronous implementation of a DSP. Unpublished, White Paper, Cogency Technology Inc., 1997
9. C. Shannon. A Symbolic analysis of relay and switching circuits. Trans. AIEE, Vol.57 (1938), pp. 713-723
10. Stephen H. Unger. The Essence of Logic Circuits. IEEE Press, second edition, 1997
11. D. Sylvester, K. Keutzer. Getting to the bottom of Deep Submicron, In Proc. Of International Conference on Computer-Aided Design, ICCAD-98, pp 203-211, 1998
12. Steven M. Nowick and David L. Dill. Automatic synthesis of locally clocked asynchronous state machine. In Proc. International Conf. Computer-Aided Design (ICCAD). IEEE Computer Society Press, pp.318-321, November 1991
13. A. Kondratyev, M. Kishinevsky, A. Taubin, J. Cortadella, and L. Lavagno. The use of Petri nets for the design and verification of asynchronous circuits and systems. Journal of Circuits Systems and Computers, 8(1):67-118, 1998
14. R. K. Brayton, G.D. Hachtel, and A.L. Sangiovanni-Vincentelli. Multilevel Logic Synthesis. Proceedings of the IEEE, Vol.78, No.2, February 1990, pp, 264-300
15. Alain J. Martin. Programming in VLSI: From communicating processes to delay-insensitive circuits. In C. A. R. Hoare, editor, Developments in Concurrency and Communication, UT Year of Programming Series pages 1-64. Addison-Weslèy, 1990
16. T. Verhoeff. Delay-insensitive codes - An overview. Distributed Computing, vol. 3, no 1, pp. 1-8, 1988
17. Karl M. Fant and Scott A. Brandt. NULL conventional logic: A complete and consistent logic for asynchronous digital circuit synthesis. In International Conference on Application-specific Systems, Architectures, and Processors, pages 261-273, 1996
18. Gerald E. Sobelman and Karl Fant. CMOS circuit design of threshold gates with hysteresis. In Proc. International Symposium on Circuits and Systems, pages 61-64, June 1998
19. Victor I. Varshavsky, editor. Self-Timed Control of Concurrent Processes: The Design of Aperiodic Logical Circuits in Computers and Discrete Systems. Kluwer Academic Publishers, Dordrecht, The Netherlands, 1990
20. C. Sims and H. J. Gray. Design criteria for autosynchronous circuits. In Proc. Eastern Joint Computer Conf. (AFIPS), volume 14, pages 94-99, December 1958
21. Zvi Kohavi. Switching and Finite Automata Theory. McGraw-Hill, 1978
22. M. L. Dertouzos. Threshold Logic: A Synthesis Approach. MIT Press, 1965
23. Charles L. Seitz. System timing. In Carver A. Mead and Lynn A. Conway, editors, Introduction to VLSI Systems, chapter 7. Addison-Wesley, 1980
24. Iiana David, Ran Ginosar, and Michael Yoeli. An efficient implementation of Boolean functions as self-timed circuits. IEEE Transactions on Computers, 41(1):2-11, January 1992
25. Jens Sparso and Jorgen Staunstrup. Delay-insensitive multi-ring structures. Integration, the VLSI journal, 15(3):313-340, October 1993
26. Christian D. Nielsen. Evaluation of function blocks for asynchronous design. In Proc. European Design Automation Conference (EURO-DAC), pages 454-459. IEEE Computer Society Press, September 1994
27. Daniel H. Linder and James C. Harden. Phased logic: Supporting the synchronous design paradigm with delay-insensitive circuitry. IEEE Transactions on Computers, 45(9): 1031-1044, September 1996
28. Mark Dean, Ted Williams, and David Dill. Efficient self-timing with level-encoded 2-phase dual-rail (LEDR). In Carlo H. Sequin, editor, Advanced Research in VLSI, pages 55-70. MIT Press, 1991
29. Peter Vanbekbergen, Albert Wand, and Kurt Keutzer. A design and validation system for asynchronous circuits. In Proc. ACM/IEEE Design Automation Conference, June 1995
30. M. Renaudin, P. Vivet, and F. Robin. A design framework for asynchronous/synchronous circuits based on CHP to HDL translation. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 135-144, April 1999
31. N. Starodoubtsev, A. Yakovlev and S. Petrov. Use of VHDL environment for interactive synthesis of asynchronous circuits Proceedings VHDL Forum in Europe Spring'96 Working Conference, Dresden, Germany, May 1996, pp. 21-33
32. Ivan Blunno and Luciano Lavagno. Towards a language-based design flow for asynchronous circuits. In Proc. International Workshop on Logic Synthesis, June 1999
33. ModelsSiM from Model Technology http://www.model.com/
34. A. Rushton. VHDL for Logic Synthesis. 2-nd ed., J. Wiley, 1998
35. Steve Carlson. Introduction to HDL-based Design using VHDL. Synopsys Inc, 1991. See also - Design Compiler 99 - http://www.svnopsys.com/products/logic/ logic.html
36. Exemplar's LeonardoSpectrum http://www.mentorg.com/leonardo spectrum/index.html
37. Envisia Ambit synthesis tool http://www.cadence.com/technology/chip/ products/
38. D. Scherz, G. Metze. On the design of multiple fault diagnosable networks. IEEE Trans. Comput., vol. C-21, August, 1972
39. G. Hatchel, R. Jacoby, K. Keutzer, C. Morrison. On properties of Algebraic Transformations and the Synthesis of Multifault-Irredundant Circuits. IEEE Transactions on CAD, vol.11, N 3, pp. 313-321, 1992
40. Brian Dipert. Hands-On Project: Synthesis Shoot-Out at the EDN Corral. EDN magazine Issue 19: Sept 11, 1998 http://www.ednmag.conn/ednmag/ree/1998/ 091198Z19df2.htm
41. LCB500K Preliminary Design Manual, LSI Logic Corporation, Milpitas, CA, 1995
42. International Technology Roadmap for Semiconductors, 1999 edition. -http://www.itrs.net/1999-SIA-Roadmap/Home.htm
43. David Lammers. Motorola taps data-driven logic from Theseus for SoC design. EE Times, 10/22/99, p.p. 1, 6