Four-phase micropipeline latch control circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 4, Issue 2, 1996, Pages 247-253

  Furber, Stephen B ^a   Day, Paul ^b  

^a UNIVERSITY OF MANCHESTER   (United Kingdom)

^b Cogency Technology ^*  (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC CONVERTERS; ELECTRIC NETWORK SYNTHESIS; NETWORK PROTOCOLS; PIPELINE PROCESSING SYSTEMS; SYNCHRONIZATION;

CONTROL LOGIC; FOUR PHASE SIGNALING; MICROPIPELINE HANDSHAKE; MICROPIPELINES; MULLER C-ELEMENT; SIGNAL TRANSITION GRAPHS; TWO PHASE CONTROL CIRCUITS;

FLIP FLOP CIRCUITS;

EID: 0030173207     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.502196     Document Type: Article

References (11)

1. S. B. Furber, P. Day, J. D. Garside, N. C. Paver, and J. V. Woods, "A micropipelined ARM," in Proc. IFIP TC 10/WG 10.5 Int. Conf. Very Large Scale Integration (VLSI'93), T. Yanagawa and P. A. Ivey, Eds. Amsterdam: North Holland, Sept. 1993, pp. 211-220.
2. _, "AMULET1: A micropipelined ARM," in Proc. IEEE Computer Conf. (CompCon'94), Mar. 1994, pp. 476-485.
3. I. E. Sutherland, "Micropipelines," Commun. ACM, vol. 32, no. 6, pp. 720-738, June 1989.
4. K. C. Paver, "The design and implementation of an asynchronous microprocessor," Ph.D. dissertation, The Univ. Manchester, June 1994.
5. T.-A. Chu, "Synthesis of self-timed VLSI circuits from graph-theoretic specifications," in Proc. ICCD'87, Oct. 1987, pp. 220-223.
6. T. H.-Y. Meng, R. W. Brodersen, and D. G. Messerschmitt, "Asynchronous design for programmable digital signal processors," IEEE Trans. Signal Processing, vol. 39, pp. 939-952, Apr. 1991.
7. G. M. Jacobs and R. W. Brodersen, "A fully asynchronous digital signal processor using self-timed circuits," IEEE J. Solid-State Circuits, vol. 25, pp. 1526-1537, Dec. 1990.
8. J. Peterson, Petri Net Theory and Modeling of Systems. Englewood Cliffs, NJ: Prentice Hall, 1981.
9. P. Day and J. V. Woods, "Investigation into micropipeline latch design styles," IEEE Trans. VLSI Syst., vol. 3, pp. 264-272, June 1995.
10. M. Kishinevsky, A. Kondratyev, A. Taubin, and V. Varshavsky, Concurrent Hardware - The Theory and Practice of Self-Timed Circuits. New York: Wiley Series Parallel Computing, 1994.
11. L. W. Nagel and D. O. Pederson, "Simulation program with integrated circuit emphasis (SPICE)," Univ. California, Berkeley, Electron. Res. Lab. Rep. ERLM383, Apr. 12, 1983.