Handshake protocols for de-synchronization

Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems

Volumn 10, Issue , 2004, Pages 149-158

  Blunno, I ^a   Cortadella, J ^b   Kondratyev, A ^c   Lavagno, L ^a,c   Lwin, K ^c   Sotiriou, C ^d  

^a POLITECNICO DI TORINO   (Italy)

^b UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^c LAWRENCE BERKELEY NATIONAL LABORATORY   (United States)

^d INSTITUTE OF COMPUTER SCIENCE   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; AUTOMATION; COMPUTER AIDED DESIGN; CONCURRENT ENGINEERING; CONTROL EQUIPMENT; INFORMATION ANALYSIS; MICROPROCESSOR CHIPS; NETWORKS (CIRCUITS); OPTIMIZATION; SPECIFICATIONS; SYNCHRONIZATION;

ASYNCHRONOUS CIRCUITS; FINITE STATE MACHINES; HANDSHAKE PROTOCOLS;

NETWORK PROTOCOLS;

EID: 2942633331     PISSN: 15228681     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Conference Paper

References (23)

1. A. Bardsley and D. Edwards. Compiling the language Balsa to delay-insensitive hardware. In C. D. Kloos and E. Cerny, editors, Hardware Description Languages and their Applications (CHDL), pages 89-91, Apr. 1997.
2. K. v. Berkel. Handshake Circuits: an Asynchronous Architecture for VLSI Programming, volume 5 of International Series on Parallel Computation. Cambridge University Press, 1993.
3. I. Blunno and L. Lavagno. Automated synthesis of micro-pipelines from behavioral Verilog HDL. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 84-92. IEEE Computer Society Press, Apr. 2000.
4. D. Chinnery and K. Keutzer. Reducing the timing overhead. In Closing the Gap between ASIC and Custom: Tools and Techniques for High-Performance ASIC design, chapter 3. Kluwer Academic Publishers, 2002.
5. F. Commoner, A. W. Holt, S. Even, and A. Pnueli. Marked directed graphs. Journal of Computer and System Sciences, 5:511-523, 1971.
6. J. Cortadella, A. Kondratyev, L. Lavagno, K. Lwin, and C. Sotiriou. From synchronous to asynchronous: an automatic approach. Submittted for publication.
7. J. Cortadella, A. Kondratyev, L. Lavagno, and C. Sotiriou. A concurrent model for de-synchronization. In Proceedings of the International Workshop on Logic Synthesis, pages 294-301, 2003.
8. S. B. Furber and P. Day. Four-phase micropipeline latch control circuits. IEEE Transactions on VLSI Systems, 4(2):247-253, June 1996.
9. S. B. Furber, J. D. Garside, and D. A. Gilbert. AMULET3: A high-performance self-timed ARM microprocessor. In Proc. International Conf. Computer Design (ICCD), Oct. 1998.
10. P. L. Guernic, J.-P. Talpin, and J.-C. L. Lann. Polychrony for system design. Journal of Circuits, Systems and Computers, Apr. 2003.
11. J. L. Hennessy and D. Patterson. Computer Architecture: a Quantitative Approach. Morgan Kaufmann Publisher Inc., 1990.
12. J. Kessels, A. Peeters, F. Wielage, and S.-J. Kim. Clock synchronization through handshake signalling. Microprocessors and Microsystems, 27(9):447-460, Oct. 2003.
13. R. Kol and R. Ginosar. A doubly-latched asynchronous pipeline. In Proc. International Conf. Computer Design (ICCD), pages 706-711, Oct. 1996.
14. M. Ligthart, K. Fant, R. Smith, A. Taubin, and A. Kondratyev. Asyn chronous design using commercial HDL synthesis tools. In Proc. In ternational Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 114-125. IEEE Computer Society Press, Apr. 2000.
15. D. H. Linder and J. C. Harden. Phased logic: Supporting the synchronous design paradigm with delay-insensitive circuitry. IEEE Transactions on Computers, 45(9):1031-1044, Sept. 1996.
16. A. J. Martin. Compiling communicating processes into delay-insensitive VLSI circuits. Distributed Computing, 1(4):226-234, 1986.
17. D. E. Muller. Asynchronous logics and application to information processing. In Symposium on the Application of Switching Theory to Space Technology, pages 289-297. Stanford University Press, 1962.
18. T. Murata, Petti Nets: Properties, analysis and applications, proceedings of the IEEE, pages 541-580, Apr. 1989.
19. R. B. Reese and M. A. T. C. Traver. A coarse-grain phased logic CPU. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 2-13. IEEE Computer Society Press, May 2003.
20. S. Schuster, W. Reohr, P. Cook, D. Heidet, M. Immediato, and K. Jenkins. Asynchronous Interlocked Pipelined CMOS Circuits Operating at 3.3 - 4.5GHz. In International Solid State Circuits Conference, pages 292-293, Feb. 2000.
21. M. Singh and S. M. Nowick. MOUSETRAP: Ultra-high-speed transition-signaling asynchronous pipelines. In Proc. International Conf. Computer Design (ICCD), pages 9-17, Nov. 2001.
22. I. Sutherland and S. Fairbanks. GasP: A minimal FIFO control. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 46-53. IEEE Computer Society Press, Mar. 2001.
23. V. Varshavsky, V. Marakhovsky, and T.-A. Chu. Logical timing (global synchronization of asynchronous arrays). In The First International Symposium on Parallel Algorithm/Architecture Synthesis, pages 130-138, Aizu-Wakamatsu, Japan, Mar. 1995.