Clock synchronization through handshake signalling

Microprocessors and Microsystems

Volumn 27, Issue 9, 2003, Pages 447-460

  Kessels, Joep ^a   Peeters, Ad ^a   Wielage, Paul ^a   Kim, Suk Jin ^b  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

^b Gwangju Institute of Science and Technology (GIST)   (South Korea)

Author keywords

Asynchronous crossbar bus; GALS systems; Pausible clocks; Processor memory architectures; Ring oscillator

Indexed keywords

INTERFACES (COMPUTER); OSCILLATORS (ELECTRONIC); SIGNAL PROCESSING; SYNCHRONIZATION; TIMING CIRCUITS;

CLOCK SYNCHRONIZATION;

MICROPROCESSOR CHIPS;

EID: 0041325240     PISSN: 01419331     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0141-9331(03)00094-2     Document Type: Conference Paper

References (20)

1. van Berkel K. Handshake Circuits: An Asynchronous Architecture for VLSI Programming, International Series on Parallel Computation. vol. 5: 1993;Cambridge University Press, Cambridge.
2. Bormann D.S., Cheung P.Y.K. Asynchronous wrapper for heterogeneous systems. Proceedings of the International Conference on Computer Design (ICCD). 1997.
3. D.M. Chapiro, Globally-asynchronous locally-synchronous systems, PhD Thesis, Stanford University, October 1984.
4. Dally W.J., Poulton J.W. Digital Systems Engineering. 1998;Cambridge University Press, Cambridge.
5. Kessels J., Peeters A., Kramer T., Feuser M., Ully K. Dsigning an Asynchronous Bus Interface, Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems. 2001;IEEE Computer Society Press. pp. 108-117.
6. Martin A.J. Programming in VLSI: From communicating processes to delay-insensitive circuits. Hoare C.A.R. Developments in Concurrency and Communication, UT Year of Programming Series. UT Year of Programming Series. 1990;Addison-Wesley, Reading, MA. pp. 1-64.
7. Moore S.W., Taylor G.S., Cunningham P.A., Mullins R.D., Robinson P. Interfacing asynchronous and synchronous subsystems. Yakovlev A., Nouta R. Asynchronous Interfaces: Tools, Techniques, and Implementations. 2000;. pp. 129-132.
8. Moore S.W., Taylor G.S., Cunningham P.A., Mullins R.D., Robinson P. Self-calibrating clocks for globally asynchronous locally synchronous systems. Proceedings of the International Conference on Computer Design (ICCD). 2000.
9. J. Muttersbach, Globally-asynchronous locally-synchronous architectures for VLSI systems, PhD Thesis, ETH, Zürich, 2001.
10. Muttersbach J., Villiger T., Fichtner W. Practical Design of Globally-Asynchronous Locally-Synchronous Systems, Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems. Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems. 2000;. pp. 52-59.
11. Ad M.G. Peeters, Single-rail handshake circuits, PhD Thesis, Eindhoven University of Technology, June 1996.
12. Pečhouček M. Anomalous response times of input synchronizers. IEEE Transactions on Computers. 25:(2):1976;133-139.
13. Philips Semiconductors. PCA5010 Pager baseband controller, http://www.semiconductors.philips.com/pip/PCA5010, 1998.
14. Seitz C.L. System timing. Mead C.A., Conway L.A. Introduction to VLSI Systems. 1980;Addison-Wesley, Reading, MA. Chapter 7.
15. Seizovic J.N. Pipeline synchronization, Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems. 1994;. pp. 87-96.
16. Sutherland I., Sproull B., Harris D. Logical Effort: Designing Fast CMOS Circuits. 1999;Morgan Kaufman Publishers, Los Altos, CA.
17. Taylor G., Moore S., Wilcox S., Robinson P. An on-chip dynamically recalibrated delay line for embedded self-timed systems, Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems. 2000;. pp. 45-51.
18. Temple S., Furber S.B. On-chip timing reference for self-timed microprocessor. Electronics Letters. 36:(1):2000;942-943.
19. Xia F., Yakovlev A., Shang D., Bystrov A., Koelmans A., Kinniment D.J. Asynchronous communication mechanisms using self-timed circuits, Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems. 2000;IEEE Computer Society Press. pp. 150-159.
20. Yun K.Y., Dooply A.E. Pausible clocking-based heterogeneous systems. IEEE Transactions on VLSI Systems. 7:(4):1999;482-488.