Implementation of guaranteed services in the MANGO clockless network-on-chip

IEE Proceedings: Computers and Digital Techniques

Volumn 153, Issue 4, 2006, Pages 217-229

  Bjerregaard, T ^a   Sparso J ^b  

^a Teklatech ^*  (Denmark)

^b TECHNICAL UNIVERSITY OF DENMARK   (Denmark)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; COMPUTER AIDED DESIGN; ELECTRIC POWER UTILIZATION; INTERCONNECTION NETWORKS; NETWORK PROTOCOLS; TELECOMMUNICATION SERVICES;

CLOCKLESS CIRCUIT TECHNIQUES; CONNECTION-ORIENTED SERVICE; INTELLECTUAL PROPERTY (IP); SYSTEM-ON-CHIP (SOC);

MICROPROCESSOR CHIPS;

EID: 33745711615     PISSN: 13502387     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cdt:20050067     Document Type: Article

References (40)

1. Sylvester, D., and Keutzer, K.: ' A global wiring paradigm for deep submicron design ', IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2000, 19, (2), p. 242-252
2. Ho, R., Mai, K.W., and Horowitz, M.A.: ' The future of wires ', Proc. IEEE, 2001, 89, (4), p. 490-504
3. Semiconductor Industry Associations: 'International technology roadmap for semiconductors (ITRS)', 2003. Available at http://public.itrs.net/Files/2003ITRS/Home2003.htm
4. Benini, L., and Micheli, G.D.: ' Networks on chips: a new SoC paradigm ', Computer, 2002, 35, (1), p. 70-78
5. Jantsch, A., and Tenhunen, H.: ' Networks on chip ', (Kluwer Academic Publishers 2003)
6. Dally, W.J., and Towles, B.: ' Route packets, not wires: on-chip interconnection networks ', Proc. 38th Design Automation Conf. (DAC 2001), June 2001, p. 684-689
7. Bjerregaard, T., and Sparsø, J.: ' A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip ', Proc. Design, Automation and Testing in Europe Conf. (DATE 2005), 2005, IEEE Computer Society p. 1226-1231
8. Bjerregaard, T., Mahadevan, S., Olsen, R.G., and Sparsø, J.: ' An OCP compliant network adapter for GALS-based SoC design using the MANGO network-on-chip ', Proc. Int. Symp. on System-on-Chip (SOC 2005), IEEE, 2005 p. 171-174
9. Bjerregaard, T., and Sparsø, J.: ' Virtual channel designs for guaranteeing bandwidth in asynchronous network-on-chip ', Proc. IEEE Norchip Conf. (NORCHIP 2004), 2004, IEEE p. 269-272
10. Duato, J., Yalamanchili, S., and Ni, L.: ' Interconnection networks - an engineering approach ', (Morgan Kaufmann 2003), 9, p. 475-558
11. Dally, W.J., and Seitz, C.L.: ' The torus routing chip ', Distrib. Comput., 1986, 1, (4), p. 187-196
12. Seitz, C.L., and Su, W.-K.: ' A family of routing and communication chips based on the mosaic ', Proc. 1993 Symp. on Research on Integrated Systems, January 1993, MIT Press p. 320-337
13. Dally, W.J.: ' Virtual-channel flow control ', IEEE Trans. Parallel Distrib. Syst., 1992, 3, (2), p. 194-205
14. Cole, R.J., Maggs, B.M., and Sitaraman, R.K.: ' On the benefit of supporting virtual channels in wormhole routers ', J. Comput. Syst. Sci., 2001, 62, (1), p. 152-177
15. Peh, L.-S., and Dally, W.J.: ' A delay model for router microarchitectures ', IEEE Micro, 2001, 21, (1), p. 26-34
16. Mullins, R., West, A., and Moore, S.: ' Low-latency virtual-channel routers for on-chip networks ', Proc. Int. Symp. on Computer Architecture (ISCA 2004), 2004, IEEE Computer Society p. 188-197
17. Dielissen, J., Rǎdulescu, A., Goossens, K., and Rijpkema, E.: ' Concepts and implementation of the Philips network-on-chip ', Proc. Int. Workshop on IP-Based SOC Design (IPSOC 2003), November 2003
18. Osso, M.D., Biccari, G., Giovannini, L., Bertozzi, D., and Benini, L.: ' Xpipes: a latency insensitive parameterized network-on-chip architecture for multi-processor SoCs ', Proc. 21st Int. Conf. on Computer Design (ICCD 2003), 2003, IEEE Computer Society p. 536-539
19. OCP International Partnership: 'Open core protocol specification', Release 2.0., 2003. Available at http://www.ocpip.org
20. ARM.: 'AMBA AXI protocol specification', version 1.0, 2004. Available at http://www.arm.com/products/solutions/axi_spec.html
21. Goossens, K., Dielissen, J., Gangwal, O.P., Pestana, S.G., Radulescu, A., and Rijpkema, E.: ' A design flow for application-specific networks on chip with guaranteed performance to accelerate SoC design and verification ', Proc. Design, Automation and Test in Europe Conf. (DATE 2005), 2005, IEEE p. 1182-1187
22. Goossens, K., Dielissen, J., and Radulescu, A.: ' Æthereal network on chip: concepts, architectures and implementations ', IEEE Des. Test Comput., 2005, 22, (5), p. 414-421
23. Bjerregaard, T., and Sparsø, J.: ' A scheduling discipline for latency and bandwidth guarantees in asynchronous network-on-chip ', Proc. 11th IEEE Int. Symp. on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2005), 2005, IEEE p. 34-43
24. ' Globally-asynchronous locally-synchronous systems ', Stanford University, 1984 PhD Dissertation
25. Muttersbach, J., Villiger, T., Kaeslin, K., Felber, N., and Fichtner, W.: ' Globally-asynchronous locally-synchronous architectures to simplify the design of on-chip systems ', Proc. 12th Int. ASIC/SOC Conf, 1999, IEEE p. 317-321
26. Arteris.: 'The network-on-chip company'. Available at http://www.arteris.com
27. Radulescu, A., Dielissen, J., Goossens, K., Rijpkema, E., and Wielage, P.: ' An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network configuration ', Proc. 2004 Design, Automation and Test in Europe Conf. (DATE 2004), IEEE, 2004 p. 4-17
28. Millberg, M., Nilsson, E., Thid, R., and Jantsch, A.: ' Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip ', Proc. Design, Automation and Testing in Europe Conf. (DATE 2004), 2004, IEEE p. 890-895
29. Liang, J., Laffely, A., Srinivasan, S., and Tessier, R.: ' An architecture and compiler for scalable on-chip communication ', IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2004, 12, (7), p. 711-726
30. Bainbridge, J., and Furber, S.: ' Chain: a delay-insensitive chip area interconnect ', IEEE Micro, 2002, 22, (5), p. 16-23
31. Rostislav, D., Vishnyakov, V., Friedman, E., and Ginosar, R.: ' An asynchronous router for multiple service levels networks on chip ', Proc. 11th IEEE Int. Symp. on Asynchronous Circuits and Systems (ASYNC 2005), 2005, IEEE p. 44-53
32. Beigne, E., Clermidy, F., Vivet, P., Clouard, A., and Renaudin, M.: ' An asynchronous NOC architecture providing low latency service and its multi-level design framework ', Proc. 11th IEEE Int. Symp. on Asynchronous Circuits and Systems, 2005 (ASYNC 2005), 2005, IEEE p. 54-63
33. Nielsen, S.F., and Sparsø, J.: ' Analysis of low-power SoC interconnection networks ', Proc. 19th Norchip Conf. (NORCHIP 2001), 2001, p. 77-86
34. van Gageldonk, H., Baumann, D., van Berkel, K., Gloor, D., Peeters, A., and Stegmann, G.: ' An asynchronous low-power 80C51 microcontroller ', Proc. Int. Symp. on Advanced Research in Asynchronous Circuits and Systems (ASYNC 1998), 1998, p. 96-107
35. Furber, S.B., Garside, J.D., Riocreux, P., Temple, S., Day, P., Liu, J., and Paver, N.C.: ' AMULET2e: an asynchronous embedded controller ', Proc. IEEE, 1999, 87, (2), p. 243-256
36. Jantsch, A., and Vitkowski, R.L.A.: ' Power analysis of link level and end-to-end data protection in networks on chip ', Proc. IEEE Int. Symp. on Circuits and Syst. (ISCAS 2005), 2005, IEEE p. 1770-1773
37. Sparsø, J., and Furber, S.: ' Principles of asynchronous circuit design-a systems perspective ', (Kluwer Academic Publishers, Boston 2001)
38. Petrify: 'A tool for synthesis of Petri nets and asynchronous controllers'. Available at http://www.lsi.upc.edu/petrify/
39. Cortadella, J., Kishinevsky, M., Kondratyev, A., Lavagno, L., and Yakovlev, A.: ' Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers ', IEICE Trans. Inform. Syst., 1997, p. 315-325
40. Rijpkema, E., Goossens, K.G.W., Radulescu, A., Dielissen, J., Meerbergen, J.V., Wielage, P., and Waterlander, E.: ' Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip ', Proc. Design, Automation and Test in Europe Conf. (DATE 2003), 2003, IEEE p. 350-355