An asynchronous router for multiple service levels Networks on Chip

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn , Issue , 2005, Pages 44-53

  Rostislav, Dobkin ^a   Vishnyakov, Victoria ^a   Friedman, Eyal ^a   Ginosar, Ran ^a  

^a TECHNION ISRAEL INSTITUTE OF TECHNOLOGY   (Israel)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCKS; MICROPROCESSOR CHIPS; QUALITY OF SERVICE;

ASYNCHRONOUS ROUTERS; CLOCK DOMAINS;

ROUTERS;

EID: 28444449827     PISSN: 26431394     EISSN: 26431483     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.2005.11     Document Type: Conference Paper

References (28)

1. International Technology Roadmap for Semiconductors (ITRS), 2003.
2. W. J. Dally and B. Towles, "Route Packets, Not Wires: On-Chip Interconnection Networks," Proc. DAC, June 2001.
3. J. Duato, S. Yalamanchili, and L. M. Ni. Interconnection Networks: An Engineering Approach. IEEE CS Press, 1997.
4. W.J. Dally and B. Towles, Principles and Practices of Interconnection Networks Morgan Kaufmann, 2004.
5. E. Bolotin, I. Cidon, R. Ginosar and A. Kolodny, "QoS Architectrure and Design Process for Cost Effective Networks on Chip", J. Systems Architecture, special issue on Networks on Chip, 50(2-3), pp. 105-128, February 2004.
6. J.Bainbridge and S.Furber, "Chain: a Delay-Insensitive Chip Area Interconnect," IEEE Micro, vol. 22, no.5, pp. 16-23, Sep./Oct. 2002.
7. W.J. Bainbridge, L.A. Plana and S.B. Furber, "The Design and Test of a Smartcard Chip Using a CHAIN Self-timed Network-on-Chip," Proc. DATE, Feb. 2004.
8. T.Felicijan, S.B.Furber, "An Asynchronous On-Chip Network Router with Quality-of-Service (QoS) Support," Proc. of IEEE International SOC Conference, Santa Clara, CA, Sept. 2004, pp. 274-277.
9. N. Banerjee, P. Vellanki and K.S. Chatha, "A Power and Performance Model for Network-on-Chip Architectures," DATE 2004.
10. P. Vellanki, N. Banerjee and K.S. Chatha, "Quality-of-Service and Error Control Techniques for Network-on-Chip Architectures," Proc. GLSVLSI'04, Boston, USA, pp. 45-50, 2004.
11. I.M. Nedelchev and C. R. Jesshope, "Basic building blocks for asynchronous packet routers," Proc. of Fourth Great Lakes Symposium on 'Design Automation of High Performance VLSI Systems', pp. 184-187, March 1994.
12. L. Peh and W.J. Dally, "A Delay Model and Speculative Architecture for Pipelined Routers," 7th Int. Symp. High-Performance Computer Architecture (HPCA), Jan 2001.
13. R. Mullins, A. West and S. Moore, "Low-Latency Virtual Channel Routers for On-Chip Network," Proc. 31st Int. Symp. Computer Architecture, 2004.
14. H. Wang, L.S. Peh and S. Malik, "Power Driven Design of Router Microarchitectures in On-Chip Networks," Proc. MICRO-36, 2003.
15. E. Rijpkema, K. Goossens et al., "Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip," IEE Proc.-Comp. Digit. Tech., 150(5), 294-302, Sept. 2003.
16. C. Grecu, P.P. Pande, A. Ivanov and R. Saleh, "A Scalable Communication-centric SoC Interconnect Architecture," Proc. 5th Int. Symp. Quality Elect. Design, 343-348, 2004.
17. R. Dobkin, R. Ginosar and C. P. Sotiriou, "Data Synchronization Issues in GALS SoCs", Proc. ASYNC, April 2004.
18. J. Kessels, A. Peeters, P. Wielage and S.-J. Kim, "Clock Synchronization through Handshake Signalling," Proc. ASYNC, pp. 59-68, March 2002.
19. T. Villiger, H. Kaeslin, F.K. Gürkaynak, S. Oetiker and W. Fichtner, "Self-Timed Ring for Globally-Asynchronous Locally-Synchronous Systems," Proc. ASYNC, pp. 141-150, April 2003.
20. J. Muttersbach, T. Villiger and W. Fichtner, "Practical Design of Globally-Asynchrounous Locally-Synchronous Systems," Proc. ASYNC, pp. 52-61, April 2000.
21. S. Moore, G. Taylor, R. Mullins and P. Robinson, "Point to Point GALS Interconnect," Proc. ASYNC, April 2002.
22. S. W. Moore, G. S. Taylor, P. A. Cunningham, R. D. Mullins and P. Robinson, "Self-Calibrating Clocks for Globally Asynchronous Locally Synchronous Systems," Proc. Int. Conf. Computer Design (ICCD), 2000.
23. E. Bolotin, I. Cidon, R. Ginosar and A. Kolodny, "Cost considerations in Network on Chip", Special issue on Networks on Chip, Integration - The VLSI Journal, 2004.
24. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno and A. Yakovlev, "Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers," IEICE Transactions on Information and Systems, E80-D(3), pp. 315-325, 1997.
25. A. Bystrov, D. Kinniment and A. Yakovlev, "Priority Arbiters," Proc. ASYNC, pp. 128-137, April 2000.
26. C. H. (Kees) van Berkel and C.E. Molnar, "Beware the Three-Way Arbiter," IEEE Journal of Solid-State Circuits, 34(6), pp. 840-848, June 1999.
27. A. Bystrov and A. Yakovlev, "Ordered arbiters," Electronics Letters, 35(11), pp. 877-879, 27th May 1999.
28. T. Felicijan, J. Bainbridge and S. Furber, "An Asynchronous Low Latency Arbiter for Quality of Service (QoS) Applications," Proc. Int. Conf. Microelectronics (IMC), Cairo, Egypt, pp. 123-126, Dec. 2003.