An efficient surface-based low-power buffer insertion algorithm

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2005, Pages 86-93

  Rao, Rajeev R ^a   Blaauw, David ^a   Sylvester, Dennis ^a   Alpert, Charles J ^b   Nassif, Sani ^b  

^a The Department of Civil and Environmental Engineering   (United States)

^b IBM   (United States)

Author keywords

Buffer insertion; Low power design; Physical synthesis

Indexed keywords

ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; CAPACITANCE; TREES (MATHEMATICS); VLSI CIRCUITS;

BUFFER INSERTION; LOW-POWER DESIGN; PHYSICAL SYNTHESIS;

INSERTION LOSSES;

EID: 29144449933     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1055137.1055155     Document Type: Conference Paper

References (33)

1. R. H. J. M. Otten, R. Brayton, "Planning for performance", DAC 1998.
2. L. P. P. P. van Ginneken, "Buffer placement in distributed RC-tree networks for minimal elmore delay", ISCAS 1990.
3. C. J. Alpert, A. Devgan, "Wire segmenting for improved buffer insertion", DAC 1997.
4. C. J. Alpert, A. Devgan, S. Quay, "Buffer insertion for noise and delay optimization", DAC 1998.
5. C. Chu, D. F. Wong, "A quadratic programming approach to simultaneous buffer insertion/sizing and wire sizing", IEEE Trans. on CAD, 18(6), 1999.
6. C.-P. Chen, C. Chu, D. F. Wong, "Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation", IEEE Trans. on CAD, 18(7), 1999.
7. J.-L. Tsai, T.-H. Chen, C.-P. Chen, "Zero skew clock-tree optimization with buffer insertion/sizing and wire sizing", IEEE Trans. on CAD, 23(4), 2004.
8. C. J. Alpert, C. Chu, G. Gandham, M. Hrkic, J. Hu, C. Kashyap, S. Quay, "Simultaneous driver sizing and buffer insertion using a delay penalty estimation technique", IEEE Trans. on CAD, 23(1), 2004.
9. J. Lillis, C.-K. Cheng, T. Y. Lin, "Simultaneous routing and buffer insertion for high performance interconnect", GLSVLSI 1996.
10. H. Zhou, D. F. Wong, I. Liu, A. Aziz,"Simultaneous routing and buffer insertion with restrictions on buffer locations", IEEE Trans. on CAD, 19(7), 2000.
11. S. Dechu, Z. Shen, C. Chu, "An efficient routing tree construction algorithm with buffer insertion, wire sizing and obstacle considerations", ASP-DAC 2004.
12. R. Li, D. Zhou, J. Liu, X. Zeng, "Power-optimal simultaneous buffer insertion/sizing and wire sizing", ICCAD 2003.
13. A. Murugavel, N. Ranganathan, "Gate sizing and buffer insertion using economic models for power optimization", International Conf. on VLSI Design, 2004.
14. S. Weiping, L. Zhuo, "An O(nlogn) time algorithm for optimal buffer insertion", DAC 2003.
15. P. Saxena, N. Menezes, P. Cocchini, D. Kirkpatrick, "Repeater scaling and its impact on CAD", IEEE Trans. on CAD, 23(4), 2004.
16. K. Bernstein, C.-T. Chuang, R. Joshi, R. Puri, "Design and CAD challenges in sub-90nm technologies", ICCAD 2003.
17. P. Saxena, N. Menezes, P. Cocchini, D. Kirkpatrick, "The scaling challenge: Can correct-by-construction design help?", ISPD 2003.
18. S. Narendra, S. Borkar, V. De, D. Antoniadis, A. Chandrakasan, "Scaling of stack effect and its application for leakage reduction", ISLPED 2001.
19. J. Lillis, C.-K. Cheng, T. Y. Lin, "Optimal wire sizing and buffer insertion for low power and a generalized delay model", JSSC, 31(3), 1996.
20. J. Shah, S. Sapatnekar, "Wire sizing with buffer placement and sizing for power-delay tradeoffs", International Conf. on VLSI Design, 1996.
21. J. Fishburn, C. Schevon, "Shaping a distributed RC line to minimize Elmore delay", IEEE Trans. on Circuits and Systems, 42(12), 1995.
22. C. Chu, D. Wong, "Closed form solution to simultaneous buffer insertion/sizing and wire sizing", TODAES 2001.
23. J. Grodstein, E. Lehman, H. Harkness, B. Grundmann, Y. Watanabe, "A delay model for logic synthesis of continuously-sized networks", ICCAD 1995.
24. W. Chen, C.-T. Hsieh, M. Pedram, "Simultaneous gate sizing and fanout optimization", ICCAD 2000.
25. W. C. Elmore, "The transient response of a damped linear network with particular regard to wideband amplifiers", J. Applied Physics, 19, 1948.
26. F. Beeftink, P. Kudva, D. Kung, L. Stok, "Gate-size selection for standard cell libraries", ICCAD 1998.
27. R. Haddad, L. P. P. P. van Ginneken, N. Shenoy, "Discrete drive selection for continuous sizing", ICCD 1997.
28. D. S. Kung, "A fast fanout optimization for near-continuous buffer libraries", DAC 1998.
29. W. Chen, C.-T. Hsieh, M. Pedram, "Simultaneous gate sizing and fanout optimization", ICCAD 2000.
30. GNU Scientific Library (GSL), http://www.gnu.org/software/gsl/.
31. C. J. Alpert, M. Hrkic, J. Hu, A. B. Kahng, J. Lillis, B. Liu, S. T. Quay, S. S. Sapatnekar, A. J. Sullivan, P. Villarrubia, "Buffered Steiner trees for difficult instances", IEEE Trans. on CAD, 21(1), 2002.
32. http://dropzone.tamu.edu/~cnsze/GSRC/ctree.html
33. International Technology Roadmap for Semiconductors (ITRS), 2001.