A quadratic programming approach to simultaneous buffer insertion/sizing and wire sizing

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 18, Issue 6, 1999, Pages 787-798

  Chu, Chris C N ^a   Wong, D F ^a  

^a University of Texas at Austin   (United States)

Author keywords

Buffer insertion; Buffer sizing; Interconnect; Optimization; Performance optimization; Physical design; Quadratic programming

Indexed keywords

ALGORITHMS; CAPACITANCE; COMPUTATIONAL COMPLEXITY; CONSTRAINT THEORY; ENERGY DISSIPATION; QUADRATIC PROGRAMMING;

BUFFER INSERTION; BUFFER SIZING; MODIFIED ACTIVE SET METHODS (MASM);

BUFFER CIRCUITS;

EID: 0032652489     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.766728     Document Type: Article

References (29)

1. C. Alpert and A. Devgan, "Wire segmenting for improved buffer insertion," in Proc. ACM/IEEE Design Automation Conf., 1997, pp. 588-593.
2. C.-P. Chen, Y.-W. Chang, and D. F. Wong, "Fast performance-driven optimization for buffered clock trees based on Lagrangian relaxation," in Proc. IEEE Int. Conf. Computer-Aided Design. 1996, pp. 405-108.
3. C.-P. Chen, Y.-P. Chen, and D. F. Wong, "Optimal wire-sizing formula under the Elmore delay model," in Proc. ACM/IEEE Design Automation Conf., 1996, pp. 487-190.
4. C.-P. Chen and D. F. Wong, "A fast algorithm for optimal wire-sizing under Elmore delay model," in Proc. IEEE ISCAS, 1996, vol. 4, pp. 412-115.
5. _, "Optimal wire-sizing function with fringing capacitance consideration," in Proc. ACM/IEEE Design Automation Conf., 1997, pp. 604-607.
6. C.-P. Chen, H. Zhou, and D. F. Wong, "Optimal nonuniform wire-sizing under the Elmore delay model," in Proc. IEEE Int. Conf. ComputerAided Design, 1996, pp. 38-13.
7. C. C. N. Chu and D. F. Wong, "Closed form solution to simultaneous buffer insertion/sizing and wire sizing," in Proc. Int. Symp. Physical Design, 1997, pp. 192-197.
8. C. C. N. Chu and D. F. Wong, "A polynomial time optimal algorithm for simultaneous buffer and wire sizing," in Proc. Conf. Design Automation and Test in Europe, 1998, pp. 479-185.
9. J. Cong and L. He, "Optimal wiresizing for interconnects with multiple sources," ACM Trans. Design Automation of Electron. Syst., vol. 1, no. 4, Oct. 1996.
10. J. Cong, L. He, K.-Y. Khoo, C.-K. Koh, andZ. Pan, "Interconnect design for deep submicron 1C's," in Proc. IEEE Int. Conf. Computer-Aided Design, 1997, pp. 478-185.
11. J. Cong, L. He, C.-K. Koh, and P. H. Madden, "Performance optimization of VLSI interconnect layout," INTEGRATION, the VLSIJ., vol. 21, pp. 1-94, 1996.
12. J. Cong, C.-K. Koh, and K.-S. Leung, "Simultaneous buffer and wire sizing for performance and power optimization," in Proc. Int. Symp. Low-Power Electronics and Design, Aug. 1996, pp. 271 -276.
13. J. Cong and K.-S. Leung, "Optimal wiresizing under the distributed Elmore delay model," in Proc. IEEE Int. Conf. Computer-Aided Design, 1993, pp. 634-639.
14. S. Dhar and M. A. Franklin, "Optimum buffer circuits for driving long uniform lines," IEEE J. Solid-State Circuits, vol. 26, no. 1, pp. 32-40, Jan. 1991.
15. W. C. Elmore, "The transient response of damped linear network with particular regard to wideband amplifiers," J. Appl. Phys., vol. 19, pp. 55-63, 1948.
16. J. P. Fishburn, "Shaping a VLSI wire to minimize Elmore delay," in Proc. Eur. Design and Test Conf., 1997.
17. J. P. Fishburn and C. A. Schevon, "Shaping a distributed-RC line to minimize Elmore delay," IEEE Trans. Circuits and Systems I, vol. 42, pp. 1020-1022, Dec. 1995.
18. M. R. Garey and D. S. Johnson, Computers and Intractability: A Guide to the Theory of N P-Completeness, Freeman, NY, 1979.
19. N. Hedenstierna and K. O. Jeppson, "CMOS circuit speed and buffer optimization," IEEE Trans. Computer-Aided Design, vol. CAD-6, pp. 270-281, Mar. 1987.
20. R. C. Jaeger, "Comments on 'An optimized output stage for MOS integrated circuits'," IEEE J. Solid-State Circuits, vol. SC-10, pp. 185-186, June 1975.
21. M. K. Kozlov, S. P. Tarasov, and L. G. Khachiyan, "Polynomial solvability of convex quadratic programming," Soviet Mathematics Doklady, vol. 20, pp. 1108-1111, 1979.
22. J. Lillis, C.-K. Cheng, and T.-T. Lin, "Optimal wire sizing and buffer insertion for low power and a generalized delay model," IEEE J. SolidState Circuits, vol. 31, pp. 437-447, Mar. 1996.
23. H. C. Lin and L. W. Linholm, "An optimized output stage for MOS integrated circuits," IEEE J. Solid-State Circuits, vol. SC-10, pp. 106-109, Apr. 1975.
24. D. G. Luenberger, Linear and Nonlinear Programming, 2nd ed. Reading, MA: Addison Wesley, 1984.
25. N. Menezes, R. Baidick, and L. T. Pileggi, "A sequential quadratic programming approach to concurrent gate and wire sizing," in Proc. IEEE Int. Conf. Computer-Aided Design, 1995, pp. 144-151.
26. S. S. Sapatnekar, "RC interconnect optimization under the Elmore delay model," in Proc. ACM/IEEE Design Automation Conf., 1994, pp. 387-391.
27. Semiconductor Industry Association, The National Technology Roadmap for Semiconductors, 1997.
28. L. P. P. P. van Ginneken, "Buffer placement in distributed RC-tree networks for minimal Elmore delay," in Proc. Int. Symp. Circuits and Systems, 1990, pp. 865-868.
29. Q. Zhu, W. W.-M. Dai, and Joe G. Xi, "Optimal sizing of high-speed clock networks based on distributed RC and lossy transmission line models," in Proc. IEEE Int. Conf. Computer-Aided Design, 1993, pp. 628-633.