System-level power-aware design techniques in real-time systems

Proceedings of the IEEE

Volumn 91, Issue 7, 2003, Pages 1055-1069

  Unsal, Osman S ^a,b   Koren, Israel ^a  

^a University of Massachusetts   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

Compiler; Microarchitecture; Network; Operating system; Power aware design; Real time systems

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER OPERATING SYSTEMS; CONSTRAINT THEORY; ENERGY UTILIZATION; PROGRAM COMPILERS; SYSTEMS ANALYSIS;

LOW-POWER SYSTEMS; MICROARCHITECTURE; PERVASIVE COMPUTING; POWER-AWARE DESIGN;

REAL TIME SYSTEMS;

EID: 2342499716     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/JPROC.2003.814617     Document Type: Conference Paper

References (97)

1. D. Singh and V. Tiwari, "Power challenges in Ihe Internel world," in Cool Chips Tutorial, in conjunction with the 32nd Int. Symp. Microarchitectitre, Nov. 1999, pp. 8-15.
2. G. Johnson, "At Los Alamos, two visions of supercomputing," The New York Times, June 25, 2002.
3. [Online]. Available: http://www.handyscripts.eo.uk/trubador\_egg.htm
4. T. Martin and D. Siewiorek, "A power metric for mobile systems," in Proc. Int. Symp. Low Power Electronics and Design, Aug. 1996, pp. 37-42.
5. A. Wolfe, "Issues for low-power CAD tools: A system level design study," J. Design Automat. Embed. Syst., vol. 1, no. 4, pp. 315-332, 1996.
6. M. Pedram and Q. Wu, "Design considerations for batiery-powered electronics," in Proc. 36th Design Automation Conf., June 1999, pp. 861-866.
7. K. Lahiri, A. Raghunathan, S. Dey, and D. Panigrahi, "Battery-driven system design; A new frontier in low power design," in Proc. Asia South Pacific Design Automation Canf. (ASP-DAC)/Int. Conf. VLSI Design, Jan. 2002, pp. 261-267.
8. P. J. M. Havinga and G. J. M. Smit, "Energy-efficient wireless networking for multimedia applications," in Wireless Communications and Mobile Computing. New York: Wiley, 2001, vol. 1, pp. 165-184.
9. M. Pedram, "Power optimization and management in embedded systems," in Proc. Conf. Asia South Pacific Design Automation, Jan, 2001, pp. 239-244.
10. C. M. Krishna and K. Shin, Real-Time Systems. New York: Me Graw-Hill, 1997.
11. J. A. Stankovic and K. Ramamritham, Eds., Tutorial: Hard Real-Time Systems. New York: IEEE Press. 1988.
12. H. Kopetz, Real-Time Systems Design Principles for Distributed Embedded Applications. Norwell, MA: Kluwer, Apr. 1997.
13. C. Lee, J. K. Lee, and T. Hwang, "Compiler optimization on instruction scheduling for low-power," in Proc. 13th Int. Symp. System Synthesis, Sept. 2000, pp. 55-60.
14. I. Hong and M. M. Potkonjak, "Power optimization using divide-and-conquer techniques for minimization of the number of operations," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, 1997, pp. 108-113.
15. W. Fornaciari, M. Polentarutti, D. Sciuto, and C. Silvano, "Power optimization of system-level address buses based on software profiling," in Proc. 8th Int. Workshop Hardware/Software Codesign, 2000, pp. 29-33.
16. "Design: 2001 Edition," Report of the International Technology Roadmap for Semiconductors, 2001.
17. Y.-K. Cheng, C.-H. Tsai, C.-C. Teng, and S. Kang, Electrothermal Analysis of VLSI Systems. Norwell, MA: Kluwer, 2000,
18. A. Chandrakasan and R. Brodersen, Low Power Digital CMOS Design. Norwell, MA: Kluwer, July 1995.
19. F. N. Najm, "A survey of power estimation techniques in VLSI circuits," IEEE Trans. VLSI Syst., vol. 2, pp. 446-455, Dec. 1994.
20. S. Devadas and S. Malik, "A survey of optimization techniques targeting low power VLSI circuits," in Proc. 32nd Design Automation Conf., 1995, pp. 242-247.
21. M. Pedram, "Power minimization in IC design: Principles and applications," ACM Trans. Design Automat. Electron. Syst., vol. 1, pp. 3-56, Jan. 1996.
22. D. M. Chapiro, "Globally asynchronous locally synchronous systems," Ph.D. dissertation, Stanford Univ., Stanford, CA, 1984.
23. K. Wilcox and S. Manne, "Alpha processors: A history of power issues and a look to the future," in CoolChips Tutorial, An Industrial Perspective on Low Power Processor Design, in conjunction with the 32nd Int. Symp. Microarchitecture, 1999, pp. 16-37.
24. F. Pollack, "New microarchitecture challenges in the coming generations of CMOS process technologies," in Proc. 32nd Int. Symp. Microarchitecture, Nov. 1999, p. 2.
25. L. Benini and G. De Micheli, "System-level power optimization techniques and tools," ACM Trans. Design Automat. Embed. Syst., vol. 5, pp. 115-192, Apr. 2000.
26. E. Macii, M. Pedram, and F. Somenzi, "High-level power modeling, estimation and optimization," IEEE Trans. Computer-Aided Design, vol. 17, pp. 1061-1079, Nov. 1998.
27. R. Graybill and R. Melhem, Eds., Power Aware Computing. Norwell, MA: Kluwer, May 2002.
28. K. Roy and M. C. Johnson, "Software design for low power," NATO Advanced Study Institute on Low Power Design in Deep Submicron Electronics, [Online]. Available: http://www.ece.purdue.edu/~vlsi/papers/mark/lpsw_chap.ps. Aug. 1996.
29. J. Lorch and A. J. Smith, "Software strategics for portable computer energy management," IEEE Pers. Commun. Mag., vol. 5, pp. 60-73, June 1998.
30. G. Welch, "A survey of power management techniques in mobile computing operating systems," ACM Oper. Syst. Rev., vol. 29, no. 4, pp. 47-56, 1995.
31. C. E. Jones, K. M. Sivalingam, P. Agrawal, and J. C. Chen, "A survey of energy efficient network protocols for wireless networks," Wireless Networks, vol. 7, pp. 343-358, July 2001.
32. N. Zhang, A. Burns, and M. Nicholson, "Pipelined processors and worst-case execution times," J. Real-Time Syst., vol. 5, pp. 319-343, 1993.
33. S.-T. Cheng, C.-M. Chen, and J.-W. Hwang, "Low-power design for real-time systems," in Real-Time Systems. Norwell, MA: Kluwer, 1998, vol. 15, pp. 131-148.
34. K. Danckaert, F. Catthoor, and H. De Man, "System level memory optimization for hardware-software co-design," in Proc. 5th Int. Workshop Hardware/Software Co-Design, 1997, pp. 55-64.
35. L. Benini, A. Macii, E. Macii, and M. Poncino, "Selective instruction compression for memory energy reduction in embedded systems," in Proc. Int. Symp. Low-Power Electronics and Design, Aug. 1999, pp. 206-211.
36. L. H. Lee, B. Moyer, and J. Arends, "Instruction fetch energy reduction using loop caches for embedded applications with small tight loops," in Prof. Int. Symp. Low-Power Electronics and Design, Aug. 1999, pp. 267-269.
37. M. R. Stan and W. P. Burleson, "Bus-invert coding for low-power I/O," IEEE Trans. VLSI Syst., vol. 3, pp. 49-58, Mar. 1995.
38. M. Mamidipaka, D. Hirschberg, and N. Dutt, "Low power address encoding using self-organizing lists," in Proc. Int. Symp. Low-Power Electronics and Design, 2001, pp. 188-193.
39. Y. Li, W. Wolf, and J. Henkel, "Task-level memory hierarchy synthesis for low power in real-time systems," in Proc. 6th Int. Workshop Hardware/Software Co-Design Codes, Mar. 1998, [Online]. Available: hrtp://www.ee.princeton.edu\~yanbing/ftp/codes98.ps.
40. C. L. Liu and J. W. W. Layland, "Scheduling algorithms for multi-programming in a hard real time environmeni," J. ACM, vol. 20, no. 1, pp. 46-61, 1973.
41. F. Yao, A. Demers, and S. Shenker, "A scheduling model for reduced CPU energy," in IEEE Annu. Foundations of Computer Science, 1995, pp. 374-382.
42. D. Kirovski and M. Potkonjak, "System-level synthesis of low-power hard real-time systems," in Proc. Design Automation Conf., 1997, pp. 697-702.
43. S. Lee and T. Sakurai, "Run-time voltage hopping for low-power real-time systems," in Proc. 37th ACM/IEEE Design Automation Conf., June 2000, pp. 806-809.
44. D.-I. Kang, S. Crago, and J. Suh, "Power-aware design synthesis techniques for distributed real-time systems," in Proc: ACM Conf. Languages, Compilers, and Tools for Embedded Systems, 2001, pp. 20-28.
45. C. M. Krishna and Y.-H. Lee, "Voltage-clock-scaling adaptive scheduling techniques for low power in hard real-time systems," in Proc. 6th IEEE Real Time Technology and Applications Symp., June 2000, pp. 156-165.
46. J. Luo and N. K. Jha, "Power-conscious joint scheduling of periodic task graphs and aperiodic tasks in distributed real-lime embedded systems," in Proc. Int. Conf. Computer-Aided Design, Nov. 2000, pp. 357-364.
47. D. Kirovski and P. Miodrag, "System-level synthesis of low-power hard real-time systems," Comput. Sci. Dept., Univ. California, Los Angeles, 1996.
48. N. AbouGhazaleh, D. Moss, B. Childers, and R. Melhem, "Toward the placement of power management points in real time applications," in Proc. Workshop Compilers and Operating Systems for Low Power, 2001, pp. 3.1-3.7.
49. I. Hong, G. Qu, M. Potkonjak, and M. B. Srivastava, "Synthesis techniques for low-power hard real-time systems on variable voltage processors," in Proc. 19th IEEE Real-Time Systems Symp., 1998, pp. 178-187.
50. T. Ishihara and H. Yasuura, "Voltage scheduling problem for dynamically variable voltage processors," in Proc. Int. Symp. Low Power Electronics and Design, 1998, pp. 197-202.
51. Y. Shin and K. Choi, "Power conscious fixed priority scheduling for hard real-time systems," in Proc. 36th ACM/IEEE Design Automation Conf., 1999, pp. 134-139.
52. A. Manzak and C. Chakrabarti, "Variable voltage task scheduling for minimizing energy or minimizing power," in Proc. IEEE Int. Conf. Acoustics, Speech, and Signal Processing, 2000, pp. 3239-3242.
53. _, "Variable voltage task scheduling algorithms for minimizing energy," in Proc. Int. Symp. Low Power Electronics and Design, 2001, pp. 279-282.
54. J. Luo and N. K. Jha, "Battery-aware static scheduling for distributed real-time embedded systems," in Proc. 38th ACM/IEEE Design Automation Conf., 2001, pp. 444-449.
55. J. Liu, P. H. Chou, N. Bagherzadeh, and F. Kurdahi, "Power-aware scheduling under timing constraints for mission-critical embedded systems," in Proc. 38th ACM/IEEE Design Automation Conf., 2001, pp. 840-845.
56. S. R. Park and W. Burleson, "Reconfiguration for power saving in real-time motion-estimation," in Proc. IEEE Int. Conf. Acoustics, Speech, and Signal Processing, May 1998, [Online]. Available: http://vsp2.ecs.umass.edu/ vspg/publication/icassp98.ps.gz.
57. J. Liu, P. H. Chou, and N. Bagherzadeh, "Power-aware task motion for enhancing dynamic range of embedded systems with renewable energy sources," in Proc. Workshop Power-Aware Computer Systems, in conjunction with the 8th Symp. High-Performance Computer Architecture HPCA-8, 2002, [Online]. Available: http://www.ece.uci.edu\~jinfeng/research/publication/ pacs02.pdf.
58. C. J. Hughes, J. Srinivasan, and S. V. Adve, "Saving energy with architectural and frequency adaptations for multimedia applications," in Proc. 34th Int. Symp. Microarchitecture, Dec. 2001, pp. 250-261.
59. T. Martin and D. Siewiorek, "The impact of battery capacity and memory bandwidth on CPU speed-setting: A case study," in Proc. Int. Symp. Low Power Electronics and Design, Aug. 1999, pp. 200-205.
60. _, "Non-ideal battery behavior and its impact on power performance trade-offs in wearable computing," in Proc. 1999 Int. Symp. Wearable Computers, Oct. 1999, pp. 101-106.
61. A. Azevedo, I. Issenin, R. Cornea, R. Gupta, N. Dull, A. Veidenbaum, and A. Nicolau, "Profile-based dynamic voltage scheduling using program checkpoints in the COPPER framework," in Proc. Design Automation and Test in Europe, Mar. 2002, pp. 168-176.
62. R. Levy, B. Crilly, B. Narahari, and R. Simha, "Memory issues in power-aware design of embedded systems: An overview," in Proc. 2nd Int. Workshop Compiler and Architecture Support for Embedded Systems, 1999, [Online]. Available: http://delta.cs.cin-vestav.mx\~pmejia/power/paper36.ps.
63. T. Simunic, L. Benini, and G. De Micheli, "Energy-efficient design of battery-powered embedded systems," in Proc. Int. Symp. Low Power Electronics and Design, 1999, pp. 212-217.
64. P. Grun, N. Dutt, and A. Nicolau, "Access pattern based local memory customization for low power embedded systems," in Proc. Design Automation and Test in Europe, 2001, pp. 778-785.
65. W.-T. Shiue and C. Chakrabarti, "Memory exploration for low power embedded systems," in Proc. IEEE Int. Symp. Circuit and Systems, May 1999, pp. 250-253.
66. C. Kulkarni, D. Moolenaar, L. Nachtergaele, F. Catthoor, and H. De Man, "System-level energy-delay exploration for multimedia applications on embedded cores with hardware caches," J. VLSI Signal Processing (Special Issue on SIPS'97, Workshop on Signal Processing Systems), no. 19, pp. 45-58, 1999.
67. C. Kulkarni, F. Catthoor, and H. De Man, "Code transformations for low power caching in embedded multimedia processors," in Proc. Int. Parallel and Distributed Processing Symp., Apr. 1998, pp. 292-297.
68. D. Soudris, N. D. Zervas, A. Argyriou, M. Dasygenis, K. Tatas, C. Goutis, and A. Thanailakis, "Data-reuse and parallel embedded architectures for low-power, real-time multimedia applications," in Proc. IEEE Int. Workshop Power and Timing Modeling, Optimization and Simulation, Sept. 2000, pp. 243-254.
69. O. S. Unsal, R. Ashok, I. Koren, C. M. Krishna, and C. A. Moritz, "Cool-cache for hot multimedia," in Proc. 34th Int. Symp. Microarchitecture, Dec. 2001, pp. 274-283.
70. O. S. Unsal, I. Koren, C. M. Krishna, and C. A. Moritz, "The minimax cache: An energy-efficient framework for media processors," in Proc. 8th Int. Symp. High-Performance Computer Architecture. Feb. 2002, pp. 131-140.
71. P. Pillai and K. G. Shin, "Real-time dynamic voltage scaling for low-power embedded operating systems," in Proc. 18th ACM Symp. Operating System Principles. Oct. 2001, pp. 89-102.
72. V. Swaminathan, K. Chakrabarty, and S. S. Iyengar, "Dynamic I/O power management for hard real-time systems," in Proc. Int. Symp. Hardware/Software Co-Design, 2001, pp. 237-242.
73. R. P. Dick, G. Lakshminarayana, A. Raghunathan, and N. K. Jha, "Power analysis of embedded operating systems," in Proc. 37th ACM/IEEE Design Automation Conf., 2000, pp. 806-809.
74. K. Baynes, C. Collins, E. Fiterman, C. Smit, T. Zhang, and B. Jacob, "The performance and energy consumption of embedded real-time operating systems," Univ. Maryland, College Park, Tech. Rep. UMD-SCA-TR-2000-04, Nov. 2000.
75. A. Acquaviva, L. Benini, and B. Ricco, "Energy characterization of embedded real-time operating systems," in Proc. Workshop Compilers and Operating Systems for Low Power, Sept. 2001, [Online]. Available: http://research.ac.upc.es/pact01/colp/paper05.pdf, pp. 13-18.
76. O. S. Unsal, I. Koren, and C. M. Krishna, "High-level power-reduction heuristics in large scale real-time systems," in Proc. IEEE Im. Workshop Embedded Fault-Tolerant Svstems, Sept. 2000, [Online], Available: http://www.ecs.umass.edu/ece/realtime/publications/efts2000\_umass.ps.
77. K. I. Farkas, J. Flinn, G. Back, D. Grunwald, and J. M. Anderson, "Quantifying the energy consumption of a pocket computer and a Java virtual machine," in Proc. Int. Conf. Measurement and Modeling of Computer Systems, June 2000, pp. 252-263.
78. W. Yuan and K. Nahrsted, "A middleware framework coordinating processor/power resource management for multimedia applications," in Proc. IEEE Symp. Future Satellite Communications for Global IP and ATM Networking, Nov. 2001, pp. 1984-1988.
79. T. Ma and K. G. Shin, "A user-customizable energy-adaptive combined stalic/dynamic scheduler for mobile applications," in Proc. IEEE Real-Time Systems Symp., Nov. 2000, [Online]. Available: http://kabru.eecs.umich.edu/ papers/publications/2000/ma\_rtss00.pdf, pp. 227-238.
80. L. Benini, G. Castelli, A. Macii, and R. Scarsi, "Batiery-driven dynamic power management," IEEE Des. Test Comput., pp. 53-60, Mar/Apr. 2001.
81. J. Flinn and M. Saiyanarayanan, "Energy-aware adaptation for mobile applications," in Proc. 17th ACM Symp. Operating System Principles, Dec. 1999, pp. 48-63.
82. P. Bohrer, E. N. Elnozahy, T. Keller, M. Kistler, C. Lefurgy, and R. Rajamony, 'The case for power management in web servers," in Power-Aware Computing. Norwell, MA: Kluwer, Jan. 2002, Kluwer/Plenum Series in Computer Science, ch. 14.
83. G. Qu, D. Kirovski, M. Polkonjak, and M. B. Srivastava, "Energy minimization of system pipelines using multiple voltages," in Proc. IEEE Int. Symp. Circuits and Systems VLSI, vol. 1, 1999, pp. 362-365.
84. L. Gruenwald and S. Banik, "A power-aware technique to manage real-time database transactions in mobile ad-hoc networks," in Proc. 4th Int. Workshop Mobility in Database and Distributed Systems, Sept. 2001, pp. 570-574.
85. O. S. Unsal, I. Koren, and C. M. Krishna, "Power-aware replication of data struciures in distributed embedded real-time systems," in Proc. 14th Annu. Int. Parallel and Distributed Systems Symp., May 2000, pp. 839-846.
86. I. Lee, A. Philippou, and O. Sokolsky, "Formal modeling and analysis of power-aware real-time systems," in Proc. IEEE/IEE Workshop Real-Time Embedded Systems, Dec. 2001, [Online]. Available: http://www.brics.dk\~alcomft/ TR/ALCOMFT-TR-02-137.ps.gz.
87. D. Qiao, S. Choi, A. Soomro, and K. G. Shin, "Energy-efficient PCF operation of IEEE 802.11a wireless LAN," in Proc. IEEE Conf. Computer Communications, June 2002, [Online]. Available: http://kabru.eecs.umich.edu/ papers/publications/2002/qiao\_ infocom02.pdf, pp. 580-589.
88. K. Lahiri, A. Raghunathan, and S. Dey, "Battery efficient architecture for an 802.11 MAC processor," in Proc. Int. Conf. Communications, May 2002, pp. 669-674.
89. P. J. M. Havinga and G. J. M. Smit, "Minimizing energy consumption for handheld computers in Moby Dick," in Proc. 23rd Eummicro Conf., Sept. 1997, pp. 196-201.
90. _, "Octopus: Embracing the energy efficiency of handheld multimedia computers," in Proc. ACM/IEEE 5th Annu. Int. Conf. Mobile Computing and Networking, Aug. 1999, pp. 77-87.
91. J. Gomez, A. T. Campbell, M. Naghshineh, and C. Bisdikian, "Conserving transmission power in wireless ad hoc networks," in Proc. 9th Int. Conf. Network Protocols, Nov. 2001, pp. 11-14.
92. S. Chandra, "Wireless network interface energy consumption implications of popular streaming formats," in Proc. Multimedia Computing and Networking, Jan. 2002, pp. 85-99.
93. R. Min, M. Bhardwaj, S.-H. Cho, A. Sinha, E. Shih, A. Wang, and A. Chandrakasan, "Low-power wireless sensor networks," in Proc. 14th Int. Conf. VLSI Design, Jan. 2001, pp. 205-210.
94. J. Rabaey, J. Ammer, J. L. da Silva, Jr., and D. Patel, "Picoradio: Ad-hoc wireless networking of ubiquitous low-energy sensor/monitor nodes," in Proc. IEEE Computer Society Annu. Workshop VLSI, Apr. 2000, pp. 9-12.
95. W. Heinzelman, A. Chandrakasan, and H. Balakrishnan, "Energy- efficient communication protocol for wireless microsensor networks," in Proc. 33rd Hawaii Inl. Conf. System Sciences, Jan. 2000, pp. 3005-3014.
96. W. Ye, J. Heidemann, and D. Estrin, "An energy-efficient MAC protocol for wireless sensor networks," in Proc. 21st Annu. Joint Conf. IEEE Computer and Communications Societies, June 2002, pp. 1567-1576.
97. V. Tsiatsis, S. Zimbeck, and M. Srivastava, "Architecture strategies for energy efficient packet forwarding in wireless sensor networks," in Proc. Int. Symp. Low Power Electronics and Design, 2001, pp. 92-95.