Power-aware design synthesis techniques for distributed real-time systems

SIGPLAN Notices (ACM Special Interest Group on Programming Languages)

Volumn 36, Issue 8, 2001, Pages 20-28

  Kang, Dong In ^a   Crago, Stephen ^a   Suh, Jinwoo ^a  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

B.8.2 performance and Reliability : Performance Analysis and Design Aids; Design; Distributed system; Performance; Real time; Synthesis; Voltage scaling

Indexed keywords

EID: 2442450653     PISSN: 03621340     EISSN: None     Source Type: Journal    
DOI: 10.1145/384196.384203     Document Type: Article

References (18)

1. I. Hong, G. Qu, M. Potkonjak, and M. B. Srivastava, "Synthesis Techniques for Low-Power Hard Real-Time Systems on Variable Voltage Processors," IEEE Real-Time Systems Symposium, pp. 178-187, Dec. 1998.
2. (2] A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low-Power CMOS Digital Design," IEEE Journals of Solid-State Circuits, pp. 473-484, vol. 27, no. 4, April 1992.
3. D. Kirovski and M. Potkonjak, "System-Level Synthesis of Low-Power Hard Real-Time Systems," Design Automation Conference, pp. 697-702, June 1997.
4. A. Burns, "Preemptive Priority Based Scheduling: An Appropriate Engineering Approach," Principles of Real-Time Systems, S. Son, ed., Prentice Hall, 1994.
5. N. C. Audsley, R. I. Davis, and A. Burns, "Mechanism for Enhancing the Flexibility and Utility of Hard Real-Time Systems," Proc. IEEE Real-Time Systems Symposium, pp. 12-21, Dec. 1994.
6. S. R. Thuel and J. P. Lehoczky, "Algorithm for Scheduling Hard Aperiodic Tasks in Fixed-Priority Systems using Slack Stealing," IEEE Real-Time Systems Symposium, pp. 22-33, Dec. 1994.
7. C. Liu and J. Layland, "Scheduling Algorithm for Multiprogramming in a Hard Real-Time Environment," J. ACM, vol. 20, no. 1, pp. 46-61, Jan. 1973.
8. Y. Shin and K. Choi, "Power Conscious Fixed Priority Scheduling for hard Real-Time Systems," ACM/IEEE conference on Design Automation, pp. 134-139, 1999.
9. R. Gerber, D. Kang, S. Hong, and M. Saksena, "End-to-End Design of Real-Time Systems," Formal Methods for Real-Time Computing, C. Heitmeyer and D. Mandrioli, ed., chapter 10, pp. 237-265, Wiley, 1996.
10. D. Kang, R. Gerber, and M. Saksena, "Parametric Design Synthesis of Distributed Embedded Systems," IEEE Transactions on Computers, vol. 49, no. 11, Nov. 2000.
11. L. Benini and G. D. Micheli, "System-Level Power Optimization: Techniques and Tools," International Symposium on Low Power Electronics and Design, pp. 288-293, 1999.
12. I. Stoica, H. Abdel-Wahab, K. Jeffay, S.K. Baruah, J.E. Gehrke, and C.G. Plaxton, "A Proportional Resource Allocation Algorithm for Real-Time, Time-Shared Systems," IEEE Real-Time Systems Symposium, pp. 288-299, Dec. 1996.
13. D. Singh, J. Rabaey, S. Rajgopal, N. Sehgal, and T. Mozdzen, "Power Conscious CAD Tools and Methodologies: A Perspective," Proceedings of IEEE, pp. 570-594, vol. 83, no. 4, April 1995.
14. B. Zuerndorfer and G.A. Shaw, "SAR Processing for RASSP Application," IEEE the First Annual RASSP Conference, Aug. 1994.
15. B. Dave, G. Lakshminarayana, and N. Jha, "COSYN: Hardware-Software Co-Synthesis for Heterogeneous Distributed Embedded Systems," IEEE Transactions on VLSI Systems, pp. 703-708, vol. 7, no. 1, Mar. 1999.
16. M. Sarrafzadeh and S. Raje, "Scheduling with Multiple Voltages under Resource Constraints," IEEE International Symposium on Circuits and Systems, pp. 350-353, May 1999.
17. N. Bambha and S. Bhattacharyya, "A Joint Power/Performance Optimization Algorithm for Multiprocessor Systems using a Period Graph Construct," International Symposium on System Synthesis, Sep. 2000.
18. J. Chang and M. Pedram, "Energy Minimization Using Multiple Supply Voltages," IEEE Transactions on Very Large Scale Integrated (VLSI) Systems, vol. 5, no.4, Dec. 1997.