Low-Power Design for Real-Time Systems

Real-Time Systems

Volumn 15, Issue 2, 1998, Pages 131-148

  Cheng, Sheng Tzong ^a   Chen, Chia Mei ^b   Hwang, Jing Wen ^c  

^a NATIONAL CHENG KUNG UNIVERSITY   (Taiwan)

^b NATIONAL SUN YAT SEN UNIVERSITY   (Taiwan)

^c NATIONAL DONG HWA UNIVERSITY   (Taiwan)

Author keywords

Embedded system; Instruction set; Low power design; Real time operating system; Real time scheduling

Indexed keywords

ALGORITHMS; COMPUTER ARCHITECTURE; COMPUTER OPERATING SYSTEMS; COMPUTER SYSTEMS PROGRAMMING; EMBEDDED SYSTEMS;

INTER-INSTRUCTION REDUCTION METHOD;

REAL TIME SYSTEMS;

EID: 0032163714     PISSN: 09226443     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1008041928774     Document Type: Article

References (13)

1. Athas, W. C., Svensson, L., Koller, J. G., Tzartzanis, N., and Chou, E. 1994. Low-power digital systems based on adiabatic-switching principles. IEEE Transactions on VLSI Systems 2(4).
2. Alidina, M., Monteiro, J., Devadas, S., Ghosh, A., and Papaefthymiou, M. 1994. Precomputation-based sequential logic optimization for low power. IEEE Transactions on VLSI Systems 2(4).
3. Cong, J., and Koh, C. 1994. Simultaneous driver and wire sizing for performance and power optimization. IEEE Transactions on VLSI Systems 2(4).
4. th IEEE Real-Time Systems Symposium, pp. 232-242.
5. Lee, T. C., Tiwari, V., Malik, S., and Fujita, M. Power analysis and minimization techniques for embedded DSP software. IEEE Transactions on VLSI Systems.
6. Najm, F. N. 1994. A survey of power estimation techniques in VLSI circuits. IEEE Transactions on VLSI Systems 2(4).
7. Nielsen, L. S., Niessen, C., Sparso, J., and Berkel, K. 1994. Low-power operation using self-timed circuits and adaptive scaling of the supply voltage. IEEE Transactions on VLSI Systems 2(4).
8. Saksena, M. C. 1994. Parametric scheduling for hard real-time systems. Dissertation of Ph.D., University of Maryland, College Park, MD.
9. Saksena, M. C., Silva, J., and Agrawala, A. 1994. Design and implementation of Maruti-II. In Sang Son, Editor, Principles of Real-Time Systems. Prentice Hall. Also available as CS-TR-2845, University of Maryland.
10. Su, L., Tsui, C. Y., and Despain, A. M. 1994. Low power architecture design and compilation techniques for high-performance processors. In IEEE COMPCON.
11. Tiwari, V., Malik, S., and Wolfe, A. 1994. Power analysis of embedded software: A first step towards software power minimization. IEEE Transactions on VLSI Systems.
12. Tiwari, V., Malik, S., Wolfe, A., and Lee, M. T. 1996. Instruction level power analysis and optimization of software. The International Conference on VLSI Design, Banglore, India.
13. Tiwari, V., and Lee, M. 1997. Power analysis of a 32-bit embedded microcontroller. To appear in the VLSI Design Journal.