The minimax cache: An energy-efficient framework for media processors

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn 2002-January, Issue , 2002, Pages 131-140

  Unsal, O S ^a   Koren, I ^a   Mani Krishna, C ^a   Moritz, C A ^a  

^a University of Massachusetts   (United States)

Author keywords

Application software; Control systems; Energy efficiency; Hardware; Interference; Memory management; Minimax techniques; Power engineering computing; Power system management; Registers

Indexed keywords

APPLICATION PROGRAMS; COMPUTER AIDED ENGINEERING; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; CONTROL SYSTEMS; ENERGY EFFICIENCY; MEMORY ARCHITECTURE; POWER MANAGEMENT; SUPERCOMPUTERS; WAVE INTERFERENCE;

MEMORY MANAGEMENT; MINIMAX TECHNIQUES; POWER ENGINEERING COMPUTING; POWER SYSTEM MANAGEMENT; REGISTERS;

CACHE MEMORY;

EID: 18844433443     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2002.995704     Document Type: Conference Paper

References (27)

1. Albonesi D. H., "Selective Cache Ways: On-Demand Cache Resource Allocation," Journal of Instruction Level Parallelism, May 2000
2. Bechade R. et al., "A 32b 66MHz 1.8W Microprocessor," Proceedings of the International Solid-State Circuits Conference, 1994
3. Bellas N. E., Hajj I. N., Polychronopoulos C. D., "Using Dynamic Cache Management Techniques to Reduce Energyin General Purpose Processors", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 8, No. 6, December 2000
4. Brooks D., Tiwari V., Martonosi M., "Wattch: A Framework for Architectural-Level Power Analysis and Optimizations," Proceedings of the 27th International Symposium on Computer Architecture, ISCA'00, Vancouver, Canada, June 2000
5. Burger D., Austin T. D., "The Simplescalar Tool Set, Version 2.0," University of Wisconsin-Madison Computer-Sciences Department Technical Report #1342, June 1997
6. Cooper K. D., Harvey T. J., "Compiler-Controlled Memory," Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Systems (ASPLOS) October, 1998
7. Delaluz V., Kandemir M., Vijaykrishnan N., Irwin M. J.,"Energy-Oriented Compiler Optimizations for Partitioned Memory Architectures," Proceedings International Conference on Compilers, Architectures, and Synthesis for Embedded Systems CASES00, San Jose, CA, November 2000.
8. Huang M., Reanu J., Torellas J., "L1 Cache Decomposition for Energy Efficient Processors," International Symposium on Low-Power Electronics and Design, ISLPED'01, Huntington Beach, CA, August 2001
9. Intel StrongARM SA-1110 Microprocessor Brief Datasheet, April 2000
10. Kin J., Gupta M., Mangione-Smith W. H., "The Filter Cache: An Energy Efficient Memory Structure," Proceeedings of the 30th Annual Symposium on Microarchitecture, MICRO'97, 1997
11. Koopman P.J.Jr.,"Perils of the PC Cache," Embedded Systems Programming, 6(5), May1993
12. Kulkarni C., Catthoor F., H. De Man, "Advanced Data Layout Organization for Multi-media Applications," Workshop on Parallel and Distributed Computing in Image Processing, Video Processing, and Multimedia (PDIVM 2000), Cancun, Mexico, May 2000
13. Lee C., Potkonjak M., Mangione-Smith W. H., "Mediabench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems," Proceedings of the 30th Annual International Symposium on Microarchitecture, December 1997
14. Lee S. H., Tyson G. S., "Region-Based Caching: An Energy Efficient Memory Architecture for Embedded Processors," Proceedings of PACM (CASES'00), San Jose, CA, November 2000
15. http://www.eecs.harvard.edu/hube/software/software.html
16. Memik G., Kandemir M., Haldar M., Choudhary A., "A Selective Hardware/Compiler Approach for Improving Cache Locality," Northwestern University Technical Report CPDC-TR-9909-016, 1999
17. Montanaro J., Witek R. T., et al., "A 160MHz 32b 0.5W CMOS RISC Microprocessor," IEEE International Solid-State Circuits Conference, February 1994, vol. 39
18. Moritz C. A., Frank M., Lee W., Amarasinghe S., "Hot Pages: Software Caching for Raw Microprocessors," MIT-LCS Technical Memo LCS-TM-599, Aug 1999
19. Moritz C. A., Frank M., Amarasinghe S.,"FlexCache: A Framework for Compiler Generated Data Caching," To appear in Lecture Notes in Computer Science, Springer-Verlag, 2001
20. Panda P. R., Dutt N. D., Nicolau A., "Efficient Utilization of Scratch-Pad Memory in Embedded Processor Applications," Proceedings of European Design and Test Conference, Paris, France, 1997
21. Poff D. E., Banikazemi M., Saccone R., Franke H., Abali B., Smith T. B., "Performance of Memory Expansion Technology," Workshop on Memory Performance Issues, 28th International Symposium on Computer Architecture, ISCA'01, Goteborg, Sweden, June 2001
22. Ranganathan P., Adve S., Jouppi N. P., "Reconfigurable Caches and Their Application to Media Processing," Proceedings of the 27th International Symposium on Computer Architecture ISCA'00, Vancouver, Canada, June 2000
23. Sanchez F. J., Gonzalez A., Valero M., "Static Locality Analysis for Cache Management," Proceedings of the 1997 Conference on Parallel Architectures and Compilation Techniques PACT'97, 1997
24. http://suif.stanford.edu
25. Unsal O. S., Wang Z., Koren I., Krishna C. M., Moritz C. A.,"On Memory Behavior of Scalars in Embedded Multimedia Systems," Workshop on Memory Performance Issues, 28th International Symposium on Computer Architecture, ISCA'01, Goteborg, Sweden, June 2001
26. Unsal O. S., Koren I., Krishna C. M., "Power-Aware Replication of Data Structures in Distributed Embedded Real-Time Systems," Lecture Notes in Computer Science, LNCS2000 Springer-Verlag, May 2000
27. Unsal O. S., Koren I., Krishna C. M., "Application Level Power-Reduction Heuristics in Large Scale Real-Time Systems," Proceedings of the IEEE International Workshop On Embedded Fault-Tolerant Systems, Washington, DC, September 2000