Code transformations for low power caching in embedded multimedia processors

Proceedings of the International Parallel Processing Symposium, IPPS

Volumn , Issue , 1998, Pages 292-297

  Kulkarni, C ^a   Catthoor, F ^a   De Man, H ^a  

^a IMEC   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER STORAGE; CODES (SYMBOLS); COMPUTER ARCHITECTURE; DATA ACQUISITION; DATA RECORDING; DATA REDUCTION; DIGITAL SIGNAL PROCESSING; INTERACTIVE COMPUTER SYSTEMS; REAL TIME SYSTEMS; RESPONSE TIME (COMPUTER SYSTEMS);

CODE TRANSFORMATIONS; EMBEDDED MULTIMEDIA PROCESSORS;

PARALLEL PROCESSING SYSTEMS;

EID: 0031701130     PISSN: 10637133     EISSN: None     Source Type: None    
DOI: 10.1109/IPPS.1998.669928     Document Type: Conference Paper

References (25)

1. C. Ancourt D. Barthou C. Guettier F. Irigoin B. Jeannet J. Jourdan J. Mattioli Automatic data mapping of signal processing applications Proc. Intnl. Conf. on Applic.-Spec. Array Processors 350 362 Proc. Intnl. Conf. on Applic.-Spec. Array Processors Zurich Switzerland 1997-July
2. J. Anderson S. Amarasinghe M. Lam Data and computation transformations for multiprocessors 5th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming 39 50 5th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming 1995-August
3. ARM Software Development toolkit manual 1995 U.K., Cambridge Advanced RISC Machines Inc.
4. P. Baglietto M. Maresca M. Migliardi Image processing on high-performance RISC sytems Proc. of the IEEE Proc. of the IEEE 1996-July
5. U. Banerjee Dependence analysis for supercomputing 1988 Kluwer Boston
6. V. Bhaskaran K. Konstantinides Image and video compression standards: Algorithms and Architectures 1995 Kluwer Academic publishers Boston
7. R. W. Broderson The network computer and its future Proc. IEEE Int. Solid-State Circuits Conf. 32 36 Proc. IEEE Int. Solid-State Circuits Conf. San Francisco CA 1997-Feb.
8. P. Chatterjee Gigachips: deliver affordable digital multi-media for work and play via broadband network and set-top box Proc. IEEE Int. Solid-State Circ. Conf. Proc. IEEE Int. Solid-State Circ. Conf. San Francisco CA 1995-Feb.
9. K. Danckaert F. Catthoor H. De Man System-level memory management for weakly parallel image processing Proc. EuroPar Conference 1124 217 225 Proc. EuroPar Conference Lyon France 1996-August
10. E. De Greef F. Catthoor H. De Man Program transformation strategies for reduced power and memory size in pseudo-regular multimedia applications IEEE Trans. on Circuits and Systems for Video Technology 1998
11. Memory Size Reduction through Storage Order Optimization for Embedded Parallel Multimedia Applications
12. T. Halfhill J. Montgomery Chip fashion: multimedia chips Byte Magazine 171 178 Nov. 1995
13. P. Hicks M. Walnock R. M. Owens Analysis of power consumption in memory hierarchies Proc. IEEE Intnl. Symp. on Low Power Design 239 242 Proc. IEEE Intnl. Symp. on Low Power Design Monterey CA 1997-Aug.
14. M. Jimenez J. M. Liaberia A. Fernandez E. Morancho A unified transformation technique for multi-level blocking Proc. EuroPar Conference 402 405 Proc. EuroPar Conference Lyon France 1996-August
15. C. Kulkarni Caching strategies for voice coder application on embedded processors June 1997 K.U.Leuven
16. D. Kulkarni M. Stumm Linear loop transformations in optimizing compilers for parallel machines The Australian Computer Journal 41 50 May 1995
17. M. Lam E. Rothberg M. Wolf The cache performance and optimizations of blocked algorithms Proc. ASPLOS-IV 63 74 Proc. ASPLOS-IV Santa Clara Ca. 1991
18. N. Manjiakian T. Abdelrahman Fusion of loops for parallelism and locality Feb. 1995 Canada CSRI-315 Comp. Systems Res. Inst. Univ. of Toronto
19. N. Manjikian T. Abdelrahman Array data layout for reduction of cache conflicts Int. Conf. on Parallel and Distributed Computing Systems Int. Conf. on Parallel and Distributed Computing Systems 1995
20. L. Nachtergaele F. Catthoor F. Balasa F. Franssen E. De Greef H. Samsom H. De Man Optimisation of memory organisation and hierarchy for decreased size and power in video and image processing systems Proc. Intnl. Workshop on Memory Technology, Design and Testing 82 87 Proc. Intnl. Workshop on Memory Technology, Design and Testing San Jose CA 1995-Aug.
21. D. A. Patterson J. L. Hennessy Computer Architecture: A quantitative approach 1996 Morgan kaufmann publishers, Inc. Ca., San Francisce
22. P. R. Panda N. D. Dutt A. Nicolau Memory data organization for improved cache performance in embedded processor applications Proc. 9th ACM/IEEE Intnl. Symp. on System-Level Synthesis 90 95 Proc. 9th ACM/IEEE Intnl. Symp. on System-Level Synthesis La Jolla CA 1996-Nov.
23. J. P. Diguet S. Wuytack F. Catthoor H. De Man Formalized methodology for data reuse exploration in hierarchical memory mappings Proc. IEEE Intnl. Symp. on Low Power Design 30 35 Proc. IEEE Intnl. Symp. on Low Power Design Monterey 1997-Aug.
24. L. R. Rabiner R. W. Schafer Digital signal processing of speech signals 1988 Prentice hall Int'l Inc. NJ, Englewood cliffs
25. M. Wolf M. Lam A loop transformation theory and an algorithm to maximize parallelism IEEE Trans. on Parallel and Distributed Systems 2 4 452 471 Oct. 1991