Power optimization and management in embedded systems

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2001-January, Issue , 2001, Pages 239-244

  Pedram, M ^a  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

Dynamic compiler; Embedded system; Energy management; Hardware; High level languages; Power dissipation; Power system management; Process design; Quality of service; System performance

Indexed keywords

APPLICATION PROGRAMS; COMPUTATIONAL LINGUISTICS; COMPUTER AIDED DESIGN; COMPUTER HARDWARE; COMPUTER PROGRAMMING LANGUAGES; COMPUTER SOFTWARE; DESIGN; ELECTRIC LOSSES; EMBEDDED SOFTWARE; ENERGY DISSIPATION; ENERGY MANAGEMENT; HARDWARE; HIGH LEVEL LANGUAGES; POWER MANAGEMENT; PROCESS DESIGN; PROGRAM COMPILERS; QUALITY OF SERVICE;

DYNAMIC COMPILER; DYNAMIC POWER MANAGEMENT; HARDWARE PLATFORM; POWER OPTIMIZATION; POWER SYSTEM MANAGEMENT; POWER-AWARE DESIGN; SYSTEM PERFORMANCE; TECHNIQUES AND TOOLS;

EMBEDDED SYSTEMS;

EID: 84949810134     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2001.913312     Document Type: Conference Paper

References (55)

1. V. Tiwari, S. Malik, and A. Wolfe, "Power analysis of embedded software: A first step towards software power minimization," Proc. Int. Conf. Computer-Aided Design, Nov. 1994.
2. T. Sato, Y. Ootaguro, M. Nagamatsu, and H.Tago, "Evaluation of architecture-level power estimation for CMOS RISC processors," Proc. Int. Symp. Low Power Electronics, pages 44-45, Oct. 1995.
3. C.-T. Hsieh, M. Pedram, G. Mehta, and F.Rastgar, "Profile-driven program synthesis for evaluation of system power dissipation," Proc. Design Automation Conf., pages 576-581, June 1997.
4. Y. Li and J.Henkel, "A framework for estimating and minimizing energy dissipation of embedded HW/SW systems," Proc. Design Automation Conf., pages 188-193, June 1998.
5. C-T. Hsieh and M. Pedram, "Micro-processor power estimation using profile-driven program synthesis," IEEE Trans. on Computer Aided Design, Vol. 17, No. 11, pages 1080-1089, Nov. 1998.
6. T. Simunic, L. Benini, and G. De Micheli, "Cycle-accurate simulation of energy consumption in embedded systems," Proc. Design Automation Conf., pages 867-872, June 1999.
7. L. Benini and G. De Micheli, "System-level power optimization: Techniques and tools," Proc. Int. Symp. Low Power Electronics and Design, Aug. 1999.
8. V. Tiwari, S. Malik, and A. Wolfe, "Compilation techniques for low energy: An overview," Proc. Int. Symp. Low Power Electronics, pages 38-39, Oct. 1994.
9. T. Simunic, G. De Micheli, and L. Benini, "Energy-efficient design of battery-powered embedded systems," Proc. Int. Symp. Low Power Electronics and Design, Aug. 1999.
10. F. Catthoor, F. Franssen, S. Wuytack, L. Nachtergaele, and H. De Man, "Global communication and memory optimizing transformations for low power signal processing systems," Proc. Int. Wkshp. on Low Power Design, pages 203-208, Apr. 1994.
11. J. L. da Silva, F. Catthoor, D. Verkest, and H. De Man, "Power exploration for dynamic data types through virtual memory management refinement," Proc. Int. Symp. Low Power Electronics and Design, Aug. 1999.
12. C. L. Su, C-Y. Tsui and A. M. Despain, "Low power architecture design and compilation techniques for high-performance processors," Proc.IEEE Compcon, pages 489-498, 1994.
13. V. Tiwari, S. Malik and A. Wolfe, "Instruction level power analysis and optimization of software," Journal of VLSI Signal Processing, pages 1-18, 1996.
14. M. Srivastava, A. Chandrakasan, and R. Brodersen, "Predictive system shutdown and other architectural techniques for energy effcient programmable computation," IEEE Trans. on VLSI Systems, Vol. 4, No. 1 (1996), pages 42-55.
15. C.-H. Hwang and A. Wu, "A predictive system shutdown method for energy saving of event-driven computation, " Proc. Int.. Conf. on Computer Aided Design, pages 28-32, November 1997.
16. L. Benini, A. Bogliolo, G.A. Paleologo and G. De Micheli, "Policy optimization for dynamic power management," IEEE Trans. on Computer-Aided Design, Vol. 18, No. 6 (1999), pages 813-833.
17. E. Chung, L. Benini and G. De Micheli, "Dynamic power management for non stationary service requests", Proc. Design and Test in Europe Conference, pages 77-81, March 1999.
18. Q. Qiu and M. Pedram, "Dynamic power management based on continuous-time Markov decision processes," Proc. 36th Design Automation Conf., pages 555-561, June 1999.
19. Q. Qiu, Q. Wu and M. Pedram, "Stochastic modeling of a power-managed system: Construction and optimization," Proc. Symp. on Low Power Electronics and Design, pages 194-199, August 1999.
20. L. Kleinrock, Queueing Systems. Volume I: Theory, Wiley-Interscience, New York, 1981.
21. T. Simunic, L. Benini, and G. De Micheli, "Dynamic Power Management of Laptop Hard Disk", Proc. Design Automation and Test in Europe, 2000.
22. Y. Lu, E. Chung, T. Simunic, L. Benini, and G. De Micheli, "Quantitative Comparison of Power Management Algorithms", Proc. Design Automation and Test in Europe, 2000.
23. Q. Qiu, Qing Wu, and M. Pedram, "Dynamic Power Management of Complex Systems Using Generalized Stochastic Petri Nets", Proc. the Design Automation Conference, Jun. 2000.
24. C. L. Su, C. Y. Tsui, and A. M. Despain, "Saving power in the control path of embedded processors," IEEE Design and Test of Computers, Vol. 11, No. 4 (1994), pages 24-30.
25. H. Mehta, R. M. Owens, and M. J. Irwin, "Some issues in gray code addressing," Proc. Great Lakes Symposium on VLSI, Ames, IA, USA, pages 178-181, Mar. 1996.
26. L. Benini, G. DeMicheli, E. Macii, D. Sciuto, and C. Silvano, "Address bus encoding techniques for system-level power optimization," Proc. Design Automation and Test in Europe, pages 861-866, February 1998.
27. W-C. Chung and M. Pedram, "Power-optimal encoding for DRAM address bus," Proc. Symposium on Low Power Electronics and Design, pages 250-252, July 2000.
28. M. R. Stan, W. P. Burleson, "Bus-Invert Coding for Low-Power I/O," IEEE Transactions on VLSI Systems, Vol. 3, No. 1, pages 49-58, Jan. 1995.
29. K. Kim and P. A. Beerel, "A low-power matrix transposer using MSB-controlled inversion coding," The First IEEE Asia Pacific Conference on ASIC,, pages 194-197, 1999.
30. E. Musoll, T. Lang, and J. Cortadella, "Exploiting the locality of memory references to reduce the address bus energy," Proc. Symposium on Low Power Electronics and Design, pages 202-207, August 1997.
31. L. Benini, G. DeMicheli, E. Macii, M. Poncino, and S. Quer, "System-level power optimization of special purpose applications: The beach solution," Proc. Symposium on Low Power Electronics and Design, pages 24-29, August 1997.
32. Y. Shin and K. Choi, "Narrow bus encoding for lower power systems," Proc. Asia and South Pacific Design Automation Conf, pages 217-220, 2000.
33. M. R. Stan and W. P. Burleson, "Limited-weight codes for low-power I/O," IEEE Transactions on VLSI, pages 49-58, Mar. 1995.
34. T. Pering, T. Burd, and R. Brodersen, "The simulation and evaluation of dynamic voltage scaling algorithms," Proc. Int. Symp. Low Power Electronics and Design, Aug. 1998.
35. T. Ishihara and H. Yasuura, "Voltage scheduling problem for dynamically variable voltage processors," Proc. Int. Symp. Low Power Electronics and Design, Aug. 1998.
36. I. Hong, D. Kirovski, G. Qu, M. Potkonjak, and M.B. Srivastava, "Power optimization of variable voltage core-based systems," Proc. Design Automation Conf., pages 176-181, June 1998.
37. B. P. Dave, G. Lakshminarayana, and N. K. Jha, "COSYN: Hardware-software co-synthesis of distributed embedded systems," Proc. Design Automation Conf., pages 703-708, June 1997.
38. B. P. Dave and N. K. Jha, "COHRA: Hardware-software co-synthesis of hierarchical distributed embedded system architectures," Proc. Int. Conf. VLSI Design, Jan. 1998.
39. A. P. Chandrakasan, S. Sheng, and R. W. Broderson, "Low-power CMOS digital design," IEEE J. Solid-State Circuits, pages 473-484, Apr. 1992.
40. A. P. Chandrakasan, M. Potkonjak, R. Mehra, J. Rabaey, and R. W. Broderson, "Optimizing power using transformations," IEEE Trans. Computer-Aided Design, Vol. 14, pages 12-51, Jan. 1995.
41. A. Chatterjee and R. K. Roy, "Synthesis of low power DSP circuits using activity metrics, " Proc. Int. Conf. VLSI Design, pages 265-270, Jan. 1994.
42. C. Papachristou, M. Spining, and M. Nourani, "A multiple clocking scheme for low power RTL design," Proc. Int. Symp. Low Power Design, pages 27-32, Aug. 1995.
43. A. Raghunathan, S. Dey, N. K. Jha, and K. Wakabayashi, "Power management techniques for control-flow intensive designs," Proc. Design Automation Conf., pages 429-434, June 1997.
44. D. Lidsky and J. Rabaey, "Low-power design of memory intensive functions," Proc. Symp. Low Power Electronics, pages 16-17, Oct. 1994.
45. P. R. Panda and N. D. Dutt, "Behavioral array mapping into multiport memories targeting low power," Proc. Int. Conf. VLSI Design, pages 268-272, Jan. 1997.
46. A. Raghunathan and N. K. Jha, "Behavioral synthesis for low power," in Proc Int. Conf. Computer Design, pages 318-322, Oct. 1994.
47. J. Chang and M. Pedram, Power Optimization and Synthesis at Behavioral and System Levels Using Formal Methods, Kluwer Academic Publishers, 1999.
48. R. S. Martin and J. P. Knight, "Power profiler: Optimizing ASIC's power consumption at the behavioral level," Proc. Design Automation Conf., pages 42-47, June 1995.
49. A. Dasgupta and R. Karri, "Simultaneous scheduling and binding for power minimization during microarchitecture synthesis," Proc. Int. Symp. Low Power Design, pages 69-74, Apr. 1995.
50. L. Goodby, A. Orailoglu, and P. M. Chau, "Microarchitectural synthesis of performance-constrained low-power VLSI designs," Proc. Int. Conf. Computer Design, pages 323-326, Oct. 1994.
51. A. Raghunathan and N. K. Jha, "SCALP: An iterative-improvement-based low-power data path synthesis system," IEEE Trans. Computer-Aided Design, Vol. 16, pages 1260-1277, Nov. 1997.
52. N. Kumar, S. Katkoori, L. Rader, and R. Vemuri, "Profile-driven behavioral synthesis for low-power VLSI systems," IEEE Design and Test of Computers, pages 70-84, Sept. 1995.
53. G. Lakshminarayana, A. Raghunathan, K. S. Khouri, N. K. Jha, and S. Dey, "Common-case computation: A high-level power optimization technique," Proc. Design Automation Conference, June 1999.
54. URL: http://www.arm.com/Pro+Peripherals/MicroP/StrongARM/
55. URL: http://developer.intel.com/design/strong/