Data-reuse and parallel embedded architectures for low-power, real-time multimedia applications

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1918, Issue , 2000, Pages 243-254

  Soudris, D ^a   Zervas, N D ^b   Argyriou, A ^a   Dasygenis, M ^a   Tatas, K ^a   Goutis, C E ^b   Thanailakis, A ^a  

^a DEMOCRITUS UNIVERSITY OF THRACE   (Greece)

^b UNIVERSITY OF PATRAS   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

MEMORY ARCHITECTURE; MOTION ESTIMATION; PARALLEL ARCHITECTURES; VIDEO SIGNAL PROCESSING;

DATA REUSE TRANSFORMATION; DATA-INTENSIVE APPLICATION; EMBEDDED ARCHITECTURE; MEMORY HIERARCHY; MULTIMEDIA APPLICATIONS; REAL TIME MULTIMEDIA APPLICATIONS; TEMPORAL LOCALITY; VIDEO PROCESSING;

METADATA;

EID: 84944181132     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-45373-3_26     Document Type: Conference Paper

References (12)

1. A. P. Chandrakasan, R. W. Brodersen, Low Power Digital CMOS Design, Kluwer Academic Publishers, Boston, 1998.
2. F. Catthoor, S. Wuytack et al., Custom Memory Management Methodology, Kluwer Academic Publishers, Boston, 1998.
3. K. Masselos, F. Catthoor, H. De Man, and C.E. Goutis, and “Strategy for Power Efficient Design of Parallel Systems”, in IEEE Trans. on VLSI, vol. 7, No. 2, June 1999, pp. 258-265.
4. N. D. Zervas, K. Masselos, and C.E. Goutis,”Data-reuse exploration for lowpower realization of multimedia applications on embedded cores”, in Proc Of PATMOS’99, October 1999, pp. 71-80.
5. U. Eckhardt and R. Merker,”Hierarchical Algorithm Partitioning at System Level for an Improved Utilization of Memory Structures”, in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 18, No. 1, January 1999, pp. 14-23.
6. S. Wuytack, J.-P. Diguet, F. Catthoor, D. Moolenaar, and H. De Man “Formalized Methodology for Data Reuse Exploration for Low-Power Hierarchical Memory Mappings”, in IEEE Trans. on VLSI Systems, Vol. 6, No. 4, Dec. 1998, pp. 529-537.
7. L. Nachtergaele, B. Vanhoof, F. Catthoor, D. Moolenaar, and H De Man,”Systemlevel power optimazations of video codecs on embedded cores: a systematic approach”, Journal of VLSI Signal Processing Systems, Kluwer Academic Publishers, Boston, 1998.
8. P. Landman, Low power architectural design methodologies, Doctoral Dissertation, U.C. Berkeley, Aug. 1994.
9. J.M. Mulder, N.T. Quach, and M.J. Flynn,”An Area Model for On-Chip Memories and its Application”, IEEE Journal of Solid-State Circuits, Vol. SC26, No.1, Feb. 1991, pp.98-105.
10. V. Bhaskaran and K. Kostantinides, Image and Video Compression Standards, Kluwer Academic Publishers, Boston, 1998.
11. S. Y. Kung,” VLSI Array Processors”, Prentice Hall, Eaglewood Cliffs, 1988.
12. ARM software development toolkit, v2.11, Copyright 1996-7, Advanced RISC Machines.