OCCN: A NoC modeling framework for design exploration

Journal of Systems Architecture

Volumn 50, Issue 2-3, 2004, Pages 129-163

  Coppola, Marcello ^a   Curaba, Stephane ^a   Grammatikakis, Miltos D ^b,c   Locatelli, Riccardo ^d   Maruccia, Giuseppe ^a   Papariello, Francesco ^a  

^a STMICROELECTRONICS   (France)

^b ISD SA   (Greece)

^c TEI Crete ^*  (Greece)

^d UNIVERSITY OF PISA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; COMPUTER SOFTWARE PORTABILITY; INTERFACES (COMPUTER); INTEROPERABILITY; LOGIC DESIGN; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS; OBJECT ORIENTED PROGRAMMING;

ON-CHIP COMMUNICATION NETWORKS; SYSTEMS-ON-CHIP;

TELECOMMUNICATION NETWORKS;

EID: 1242300161     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sysarc.2003.07.002     Document Type: Article

References (53)

1. Albonesi D.H., Koren I. STATS: a framework for microprocessor and system-level design space exploration. J. Syst. Architec. 45:1999;1097-1110.
2. Amba Bus, Arm. Available from < http://www.arm.com >.
3. Benini L., De Micheli G. Networks on chips: a new SoC paradigm. Computer. 35(1):2002;70-781.
4. Bertozzi D., Benini L., De Micheli G. Error control schemes for on-chip interconnection networks: reliability versus energy efficiency. Jantsch A., Tenhunen H. Networks on Chip. 2003;Kluwer Academic Publisher. ISBN: 1-4020-7392-5.
5. D. Bertozzi, L. Benini, G. De Micheli, Low power error resilient for on-chip data buses, in: Proc. Design Automation, 2002, pp. 102-109.
6. J.-Y. Brunelm, W.M. Kruijtzer, H.J. Kenter, et al. Cosy communication IP's, in: Proc. Design Automation Conf., 2000, pp. 406-409.
7. Bolsens I., De Man H.J., Lin B., van Rompaey K., Vercauteren S., Verkest D. Hardware/software co-design of digital communication systems. Proc. IEEE. 85(3):1997;391-418.
8. Carloni L.P., Sangiovanni-Vincentelli A.L. Coping with latency in SoC design. IEEE Micro, Special Issue Syst. Chip. 22-5:2002;24-35.
9. Carloni L.P., McMillan K.L., Sangiovanni-Vincentelli A.L. Theory of latency-insensitive design. IEEE Trans. Comput. Aided Des. Integrated Circ. Syst. 20-9:2001;1059-1076.
10. M. Caldari, M. Conti, L. Pieralisi, C. Turchetti, M. Coppola, S. Curaba, Transaction-level models for Amba bus architecture using SystemC 2.0, in: Proc. Design Automation Conf., Munich, Germany, 2003.
11. Cierto virtual component co-design (VCC), Cadence Design Systems, see < http://www.cadence.com/articles/vcc.html >.
12. M. Coppola, S. Curaba, M.D. Grammatikakis, G. Maruccia, IPSIM: SystemC 3.0 enhancements for communication refinement, in: Proc. Design Automation and Test in Europe Conf., 2003, pp. 106-111.
13. M. Coppola, S. Curaba, M. Grammatikakis, G. Maruccia, F. Papariello, The OCCN user manual. Also see < http://occn.sourceforge.net > (downloads to become available soon).
14. M. Coppola, S. Curaba, M. Grammatikakis, G. Maruccia, ST IPSim reference manual, internal document, ST Microelectronics, September 2002.
15. M. Coppola, S. Curaba, M. Grammatikakis, G. Maruccia, ST IPSim user manual, internal document, ST Microelectronics, September 2002.
16. Dewey A., Ren H., Zhang T. Behaviour modeling of microelectromechanical systems (MEMS) with statistical performance variability reduction and sensitivity analysis. IEEE Trans. Circ. Syst. 47(2):2002;105-113.
17. Diep T.A., Shen J.R. A visual-based microarchitecture testbench. IEEE Comput. 28(12):1995;57-64.
18. T. Dumitras, S. Kerner, R. Marculescu, Towards on-chip fault-tolerant communication, in: Proc. Asia and S. Pacific Design Automation Conf., Kitakyushu, Japan, 2003.
19. F. De Bernardinis, M. Serge, L. Lavagno, Developing a methodology for protocol design, Research Report SRC DC324-028, Cadence Berkeley Labs, 1998.
20. A. Ferrari, A. Sangiovanni-Vincentelli, System design: traditional concepts and new paradigms, in: Proc. Conf. Computer Design, 1999, pp. 2-13.
21. Forsell M. A scalable high-performance computing solution for networks on chips. IEEE Micro. 22(5):2002;46-55.
22. Gajski D.D., Zhu J., Doemer A., Gerstlauer S., Zhao S. SpecC: Specification Language and Methodology. 2003;Kluwer Academic Publishers. Also see < http://www.specc.org>.
23. P. Guerrier, A. Greiner, A generic architecture for on-chip packet-switched interconnections, in: Proc. Design, Automation and Test in Europe Conf., 2000, pp. 250-256.
24. Grammatikakis M.D., Coppola M. Software for multiprocessor networks on chip. Jantsch A., Tenhunen H. Networks on Chip. 2003;Kluwer Academic Publishers. ISBN: 1-4020-7392-5.
25. Grammatikakis M.D., Hsu D.F., Kraetzl M. Parallel System Interconnections and Communications. 2000;CRC Press. ISBN: 0-849-33153-6.
26. Raghunathan V., Srivastava M.B., Gupta R.K. A survey of techniques for energy efficient on-chip communication. Proc. Design Automation Conf. 2003;Anaheim, California.
27. A. Haverinen, M. Leclercq, N. Weyrich, D. Wingard, SystemC-based SoC communication modeling for the OCP protocol, white paper submitted to SystemC, 2002. Also see < http://www.ocpip.org/home >.
28. Holzmann G.J. Design and Validation of Computer Protocols. 1991;Prentice-Hall International Editions.
29. A. Klindworth, VHDL model for an SRAM, Report, CS Department, University of Hamburg. See < http://tech-www.informatik.uni-hamburg.de/vhdl/models/sram/sram.html >.
30. S. Krolikoski, F. Schirrmeister, B. Salefski, J. Rowson, G. Martin, Methodology and technology for virtual component driven hardware/software co-design on the system level, in: Int. Symp. Circ. and Syst. Orlando, Florida, 1999.
31. IBM On-chip CoreConnect Bus. Available from < http://www.chips.ibm.com/products/coreconnect >.
32. K. Lahiri, A. Raghunathan, S. Dey, Evaluation of the traffic performance characteristics of SoC Communication Architectures, in: Proc. Conf. VLSI Design, January 2001.
33. K. Lahiri, A. Raghunathan, S. Dey, Design space exploration for optimizing on-chip communication networks, IEEE Trans. Comput. Aided Des. Integrated Circ. Syst., in press.
34. Lahiri K., Raghunathan A., Dey S. System level performance analysis for designing on-chip communication architectures. IEEE Trans. Comput. Aided Des. Integrated Circ. Syst. 20(6):2001;768-783.
35. Jantsch A., Tenhunen H. Networks on Chip. 2003;Kluwer Academic Publisher. ISBN: 1-4020-7392-5.
36. Nussbaum D., Agarwal A. Scalability of parallel machines. Commun. ACM. 34(3):1991;56-61.
37. Paulin P., Pilkington C., Bensoudane E. StepNP: a system-level exploration platform for network processors. IEEE Des. Test. 19(6):2002;17-26.
38. Poursepanj A. The PowerPC performance modeling methodology. Commun. ACM. 37(6):1994;47-55.
39. Raw Architecure Workstation. Available from < http://www.cag.lcs.mit.edu/raw >.
40. J.A. Rowson, A.L. Sangiovanni-Vincentelli, Interface-based design, in: Proc. Design Automation Conf., 1997, pp. 178-183.
41. B. Salefski, G. Martin, System level design of SoC's, in: Int. Hard. Desc. Lang. Conf., 2000, pp. 3-10 . Also in Ashenden P.J., Mermet J.P., Seepold R. System on Chip Methodology and Design Languages. 2001;Kluwer Academic Publisher.
42. B. Salefski, G. Martin, System level design of SoC's, in: Int. Hard. Desc. Lang. Conf., 2000, pp. 3-10 . Also in Ashenden P.J., Mermet J.P., Seepold R. System on Chip Methodology and Design Languages. 2001;Kluwer Academic Publisher.
43. Selic B., Gullekson G., Ward P.T. Real-Time Object-Oriented Modeling. 1994;J. Wiley & Sons, NY.
44. M. Sgroi, M. Sheets, A. Mihal, et al., Addressing system-on-a-chip interconnect woes through communication-based design, in: Proc. Design Automation Conf., 2001.
45. A. Scandurra, G. Falconeri, B. Jego, STBus communication system: concepts and definitions, internal document, ST Microelectronics, 2002.
46. A. Scandurra, STBus communication system: architecture specification, internal document, ST Microelectronics, 2002.
47. Tanenbaum A. Computer Networks. 1999;Prentice-Hall, Englewood Cliffs, NJ.
48. Turner J., Yamanaka N. Architectural choices in large scale ATM switches. IEICE Trans. Commun. E-81B:1998.
49. D. Verkest, J. Kunkel, F. Schirrmeister, System level design using C++, in: Proc. Design, Automation and Test in Europe Conf., 2000, pp. 74-83.
50. VSI Alliance. Available from < http://www.vsi.org/ >.
51. Wicker S. Error Control Systems for Digital Communication and Storage. 1995;Englewood Cliffs, Prentice Hall.
52. V.D. Zivkovic, P. van der Wolf, E.F. Deprettere, E.A. de Kock, Design space exploration of streaming multiprocessor srchitectures, in: IEEE Workshop on Signal Processing Systems, San Diego, CA, 2002.
53. Zhang T., Chakrabarty K., Fair R.B. Integrated hierarchical design of microelectrofluidic systems using SystemC. Microelectron. J. 33:2002;459-470.