메뉴 건너뛰기




Volumn 22, Issue 5, 2002, Pages 46-55

A scalable high-performance computing solution for networks on chips

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; INTERCONNECTION NETWORKS; INTERFACES (COMPUTER); MICROPROCESSOR CHIPS; PARALLEL PROCESSING SYSTEMS;

EID: 0036760609     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2002.1044299     Document Type: Article
Times cited : (96)

References (9)
  • 1
    • 84893687806 scopus 로고    scopus 로고
    • A generic architecture for on-chip packet-switched interconnections
    • IEEE CS Press, Los Alamitos, Calif.
    • P. Guerrier and A. Greinier, "A Generic Architecture for On-Chip Packet-Switched Interconnections," Proc. Design, Automation, and Test in Europe (DATE), IEEE CS Press, Los Alamitos, Calif., 2000, pp. 250-256.
    • (2000) Proc. Design, Automation, and Test in Europe (DATE) , pp. 250-256
    • Guerrier, P.1    Greinier, A.2
  • 2
    • 0036149420 scopus 로고    scopus 로고
    • Networks on chips: A new SoC paradigm
    • Jan.
    • L. Benini and G. De Micheli, "Networks on Chips: A New SoC Paradigm," Computer, vol. 35, no. 1, Jan. 2002, pp. 70-78.
    • (2002) Computer , vol.35 , Issue.1 , pp. 70-78
    • Benini, L.1    De Micheli, G.2
  • 3
    • 84948696213 scopus 로고    scopus 로고
    • A network on chip architecture and design methodology
    • IEEE CS Press, Los Alamitos, Calif.
    • S. Kumar et al., "A Network on Chip Architecture and Design Methodology," Proc. IEEE Computer Soc. Ann. Symp. VLSI (ISVLSI), IEEE CS Press, Los Alamitos, Calif., 2002, pp. 117-124.
    • (2002) Proc. IEEE Computer Soc. Ann. Symp. VLSI (ISVLSI) , pp. 117-124
    • Kumar, S.1
  • 4
    • 0001136728 scopus 로고    scopus 로고
    • MTAC: A multithreaded VLIW architecture for PRAM simulation
    • M. Forsell, "MTAC: A Multithreaded VLIW Architecture for PRAM Simulation," J. Universal Computer Science, vol. 3, no. 9, 1997, pp. 1037-1055.
    • (1997) J. Universal Computer Science , vol.3 , Issue.9 , pp. 1037-1055
    • Forsell, M.1
  • 8
    • 0028483725 scopus 로고
    • Dynamic perfect hashing: Upper and lower bounds
    • M. Dietzfelbinger et al., "Dynamic Perfect Hashing: Upper and Lower Bounds," SlAM J. Computing, vol. 23, no. 4, 1994, pp. 738-761.
    • (1994) SlAM J. Computing , vol.23 , Issue.4 , pp. 738-761
    • Dietzfelbinger, M.1
  • 9
    • 0003883303 scopus 로고    scopus 로고
    • diss., Turku Centre for Computer Science, Univ. of Turku, Finland
    • V. Leppänen, "Studies on the Realization of PRAM," diss. 3, Turku Centre for Computer Science, Univ. of Turku, Finland, 1996.
    • (1996) Studies on the Realization of PRAM , vol.3
    • Leppänen, V.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.