-
1
-
-
84893687806
-
A generic architecture for on-chip packet-switched interconnections
-
IEEE CS Press, Los Alamitos, Calif.
-
P. Guerrier and A. Greinier, "A Generic Architecture for On-Chip Packet-Switched Interconnections," Proc. Design, Automation, and Test in Europe (DATE), IEEE CS Press, Los Alamitos, Calif., 2000, pp. 250-256.
-
(2000)
Proc. Design, Automation, and Test in Europe (DATE)
, pp. 250-256
-
-
Guerrier, P.1
Greinier, A.2
-
2
-
-
0036149420
-
Networks on chips: A new SoC paradigm
-
Jan.
-
L. Benini and G. De Micheli, "Networks on Chips: A New SoC Paradigm," Computer, vol. 35, no. 1, Jan. 2002, pp. 70-78.
-
(2002)
Computer
, vol.35
, Issue.1
, pp. 70-78
-
-
Benini, L.1
De Micheli, G.2
-
3
-
-
84948696213
-
A network on chip architecture and design methodology
-
IEEE CS Press, Los Alamitos, Calif.
-
S. Kumar et al., "A Network on Chip Architecture and Design Methodology," Proc. IEEE Computer Soc. Ann. Symp. VLSI (ISVLSI), IEEE CS Press, Los Alamitos, Calif., 2002, pp. 117-124.
-
(2002)
Proc. IEEE Computer Soc. Ann. Symp. VLSI (ISVLSI)
, pp. 117-124
-
-
Kumar, S.1
-
4
-
-
0001136728
-
MTAC: A multithreaded VLIW architecture for PRAM simulation
-
M. Forsell, "MTAC: A Multithreaded VLIW Architecture for PRAM Simulation," J. Universal Computer Science, vol. 3, no. 9, 1997, pp. 1037-1055.
-
(1997)
J. Universal Computer Science
, vol.3
, Issue.9
, pp. 1037-1055
-
-
Forsell, M.1
-
5
-
-
0011904928
-
Memory module structures for shared memory simulation
-
Scuola Superiore G. Reiss Romoli (SSGRR), L'Aquila, Italy
-
M. Forsell and V. Leppänen, "Memory Module Structures for Shared Memory Simulation," Proc. Int'l Conf. Advances in Infrastructure for Electronic Business, Science, and Education on the Internet, Scuola Superiore G. Reiss Romoli (SSGRR), L'Aquila, Italy, 2002, pp. 1-12.
-
(2002)
Proc. Int'l Conf. Advances in Infrastructure for Electronic Business, Science, and Education on the Internet
, pp. 1-12
-
-
Forsell, M.1
Leppänen, V.2
-
6
-
-
0011817996
-
Cacheless instruction fetch mechanism for multithreaded processors
-
M. Forsell, "Cacheless Instruction Fetch Mechanism for Multithreaded Processors," World Scientific and Eng. Academy and Soc. (WSEAS) Trans. Comm., vol. 1, no. 1, 2002, pp. 150-155.
-
(2002)
World Scientific and Eng. Academy and Soc. (WSEAS) Trans. Comm.
, vol.1
, Issue.1
, pp. 150-155
-
-
Forsell, M.1
-
7
-
-
0003857183
-
-
John Wiley & Sons, New York
-
J. Keller, C. Kessler, and J. Träff, Practical PRAM Programming, John Wiley & Sons, New York, 2000.
-
(2000)
Practical PRAM Programming
-
-
Keller, J.1
Kessler, C.2
Träff, J.3
-
8
-
-
0028483725
-
Dynamic perfect hashing: Upper and lower bounds
-
M. Dietzfelbinger et al., "Dynamic Perfect Hashing: Upper and Lower Bounds," SlAM J. Computing, vol. 23, no. 4, 1994, pp. 738-761.
-
(1994)
SlAM J. Computing
, vol.23
, Issue.4
, pp. 738-761
-
-
Dietzfelbinger, M.1
-
9
-
-
0003883303
-
-
diss., Turku Centre for Computer Science, Univ. of Turku, Finland
-
V. Leppänen, "Studies on the Realization of PRAM," diss. 3, Turku Centre for Computer Science, Univ. of Turku, Finland, 1996.
-
(1996)
Studies on the Realization of PRAM
, vol.3
-
-
Leppänen, V.1
|