Hardware/software co-design of digital telecommunication systems

Proceedings of the IEEE

Volumn 85, Issue 3, 1997, Pages 391-417

  Bolsens, Ivo ^a   De Man, Hugo J ^b   Lin, Bill ^a   Van Rompaey, Karl ^c   Vercauteren, Steven ^a   Verkest, Diederik ^a  

^a IMEC   (Belgium)

^b UNIVERSITY OF LEUVEN   (Belgium)

^c CoWare NV ^*  (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SIMULATION; COMPUTER SOFTWARE; INTERACTIVE COMPUTER SYSTEMS; INTERFACES (COMPUTER); PROGRAM COMPILERS; SPREAD SPECTRUM COMMUNICATION;

SOFTWARE PACKAGE COWARE;

DIGITAL COMMUNICATION SYSTEMS;

EID: 0031101409     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/5.558713     Document Type: Article

References (64)

1. J. van Meerbergen et al., "PHIDEO: High-level synthesis of high throughput applications," J. VLSI Signal Process., vol. 9, no. 1-2, pp. 89-104, Jan. 1995.
2. J. Buck et al., "The token (low model," in Proc. Data Flow Workshop, Hamilton Island, Australia, May 1992.
3. E. A. Lee and D. G. Messerschmitt, "Static scheduling of synchronous data flow programs for digital signal processing," IEEE Trans. Computers, Jan. 1987.
4. "Synchronous data flow," Proc. IEEE, vol. 75, Sept. 1987.
5. P. N. Hilfinger, J. Rabaey, D. Genin, C. Scheers, and H. De Man, "DSP specification using the SILAGE language," in Proc. Int. Conf. on Acoust., Speech Signal Process., Albuquerque, NM, Apr. 1990, pp. 1057-1060.
6. P. Willekens et al., "Algorithm specification in DSP station using data flow language," DSP Applicat., vol. 3, no. 1, pp. 8-16, Jan. 1994.
7. N. Halbwachs, P. Caspi, P. Raymond, and D. Pilaud,' "The synchronous dataflow programming language Lustre," in Proc. IEEE, vol. 79, pp. 1305-1320, Sept. 1991.
8. P. Chou et al, "Software scheduling in the co-synthesis of reactive real-time systems," in Proc. 31st Design Automat. Conf., June 1994.
9. M. Cornero, F. Thoen, G. Goossens, and H. De Man, "Software synthesis for real-time information processing systems," in Code Generation for Embedded Processors, P. Marwedel and G. Goossens, Eds. Boston: Kluwer, 1995, pp. 260-296.
10. E. Verhulst, "Meeting the parallel DSP challenge with the real-f time Virtuoso programming system," DSP Applical., vol. 3, no 1, pp. 41-50, Jan. 1994.
11. M. Van Canneyt, "Specification, simulation and implementation, of a GSM speech codec with DSP station," DSP and Multimedial Tee/wie/., vol. 3, no. 5, pp. 6-15, May 1994. I
12. J. T. Buck et al., "PTOLEMY: A framework for simulating andi prototyping heterogeneous systems," Int. J. Computer Simulation, Jan. 1994.
13. R. Lauwereins et al., "GRAPE-II: A system level prototyping environment for DSP applications," IEEE Computer, pp. 35-13 Feb. 1995.
14. M. S. Rafie et al., "Rapid design and prototyping of a direct sequence spread-spectrum ASIC over a wireless link," DSP and Multimedia Technol., vol. 3, no. 6, pp. 6-12, June 1994.
15. B. Sklar, Digital Communications: Fundamentals and Applied-; lions. Englewood Cliffs, NJ: Prentice-Hall, 1988. I
16. D. Gajski et al.. Specification and Design of Embedded Systems \ Englewood Cliffs, NJ: Prentice-Hall, 1994. !
17. D. Harel, "A visual formalism for complex systems," 5ci. Computer Programming, no. 8, pp. 231-274, 1987.
18. S. Narayan, F. Vahid, and D. D. Gajski, "System specification with the SpecCharts language," IEEE Design and Test oji Computers, pp. 6-13, Dec. 1992. I
19. K. O'Brien, T. Ben Ismail, and A. A. Jerraya, "A flexible; communication modeling paradigm for system-level synthe-; sis," in Proc. Int. Workshop on Hardware-Sofftvare Co-Design, \ Cambridge, MA, Oct. 1993. |
20. M. Engels et al., "Design of a processing board for a pro- ; grammable multi-VSP system," J. VLSI Signal Process., vol. i 5, pp. 171-184, 1993. j
21. S.- Note et al., "Paradigm-RP: A system for rapid prototyping of real-time DSP applications," DSP Applicat., vol. 3, no. l,j pp. 17-23, Jan. 1994.
22. G. Goossens, I. Bolsens, B. Lin, and F. Catthoor, "Design of: heterogeneous 1C's for mobile and personal communication ' systems," in Proc. IEEE Int. Conf. on Computer-Aided Design, i ICCAD'94, San Jose, CA, Nov. 1994, pp. 524-531. (
23. A. Kalavade and E. A. Lee, "A hardware-software codesign | methodology for DSP applications," IEEE Design and Test oj\ Computers, pp. 16-28, Sept. 1993. i
24. I. Bolsens, K. Van Rompaey, and H. De Man, "User require- [ ments for designing complex systems on silicon," in VLSI, Signal Processing, vol. 7, J. Rabaey, P. Chau, and J. Eldon, | Eds. New York: IEEE, 1994, pp. 63-72. !
25. F. Catthoor, J. Rabaey, G. Goossens, J. van Meerbergen, R. Jain, H. De Man, and J. Vandewalle, "Architectural strategies for an application-specific synchronous multi-processor environment," ! IEEE Trans. Accoiist., Speech Signal Process., vol. 36, pp. 265-284, Feb. 1988.
26. V. Zivojnovic et al., "DSP-Stone: A DSP-oriented benchmarking methodology," in Proc. ICSPAT'94, Dallas, TX, Oct. 1994. |
27. J. Vanhoof et al., High-Level Synthesis for Real-Time Digital \ Signal Processing. Boston: Kluwer, 1993. I
28. P. Paulin, "DSP design tool requirements for embedded systems: A telecommunications industrial perspective," J. VLSI Signal Process., vol. 9, pp. 23-47, Jan. 1995.
29. A. Fauth, J. Van Praet, and M. Freericks, "Describing instruction set processors using nML," in Proc. Europe. Design and Test Conf., ED 1995, Paris, France, Mar. 1995, pp. 503-507.
30. D. Lanneer, J. Van Praet, K. Schoofs, A. Geurts, W. Kifli, F. Thoen, and G. Goossens, "CHESS, retargetable code generation for embedded processors," in Code Generation for Embed- ! ded Processors, P. Marwedel and G. Goossens, Eds. Boston: j Kluwer, 1995. j
31. M. Strik et al., "Efficient code generation for in-house DSP- ! cores," in Proc. Europe. Design and Test Conf., ED 1995, Paris, France, Mar. 1995, pp. 244-249.
32. L. Philips, I. Bolsens, and H. De Man, "A programmable i CDMA IF transceiver ASIC for wireless communications," in j Proc. Custom Integrated Circ. Conf., CICC'95, Santa Clara, CA, May 1-4, 1995.
33. S. Note, W. Geurts, F. Catthoor, and H. De Man, "Cathedral III: Architecture driven high-level synthesis for high throughput DSP applications," in Proc. 28th ACM/IEEE Design An- \ tomat. Conf., DAC'91, San Francisco, CA, June 1991, pp. ] 597-602. ;
34. F. Balasa, F. Catthoor, and H. De Man, "Data-flow driven memory allocation for multi-dimensional signal processing systems," in Proc. IEEE Int. Conf. on Computer-Aided Design, ICCAD'94, San Jose, cA, Nov. 1994, pp. 31-34.
35. F. Catthoor, "Design for high performance dsp systems," in Tutorial of IEEE Int. Symp. on Circ. Syst., Atlanta, May 1996.
36. P. Lippens, J. van Meerbergen, and W. Verhaegh, "Allocation of multiport memories for hierarchical data streams," in Proc. IEEE Int. Conf. on Computer-Aided Design, ICCAD'93, Santa Clara, CA, Nov. 1993, pp. 728-735.
37. W. Geurts, F. Catthoor, and H. De Man, 'Time constrained allocation and assignment techniques for high throughput signal processing," in Proc. 29th ACM/IEEE Design Automat. Conf., DAC'92, Los Angeles, CA, June 1992, pp. 124-127.
38. W. Geurts, "Memory and data-path mapping for image and video applications," in Application-Driven Architecture Synthesis. Boston: Kluwer, 1993, pp. 143-166.
39. D. S. Rao, "Partitioning by regularity extraction," in Proc. 29th ACM/IEEE Design Automat. Conf., DAC'92, Anaheim, CA, June 1992, pp. 235-238.
40. S. Vernalde, P. Schaumont, I. Bolsens, and H. De Man, "Synthesis of high throughput DSP ASIC's using application specific datapaths," DSP and Multimedia Technol., vol. 3, no. 6, pp. 13-21, June 1994.
41. W. Geurts, F. Catthoor, and H. De Man, "Quadratic zeroone programming based synthesis of application-specific data paths," IEEE Trans. Computer-Aided Design of Integrated Circ. Syst., vol. 14, no. 1, pp. 1-11, Jan. 1995.
42. J. Rabaey, C. Chu, P. Hoang, and M. Potkonjak, "Fast prototyping of datapath-intensive architectures," IEEE Design and Test of Computers, vol. 8, no. 6, pp. 40-51, June 1991.
43. E. Tsem and T. Meng, "A 1.2 mW video-rate 2D color subband decoder," in Dig. Techn. Papers, Int. Solid State Circ. Conf., Feb. 1995, pp. 290-291.
44. D. Singh, J. Rabaey, M. Pedram, F. Catthoor, S. Rajgopal, N. Seghal, and T. Mozdzen, "Power conscious CAD tools and methodologies: A perspective," in Special Issue on Low Power Electronics, Proc. IEEE, vol. 83, pp. 570-594, Apr. 1995.
45. M. Chiodo et al., "Hardware-software codesign of embedded systems," IEEE Micro, vol. 14, no. 4, Aug. 1994.
46. G. Boriello, "A new interface specification methodology and its application to transducer synthesis," Ph.D. dissertation, Univ. Calif. Berkeley, 1988.
47. B. Lin and S. Vercauteren, "Synthesis of concurrent system interface modules with automatic protocol conversion generation," in Proc. IEEE Int. Conf. on Computer-Aided Design, ICCAD'94, San Jose, CA, Nov. 1994, pp. 101-108.
48. C. A. R. Hoare, "Communicating sequential processes," Commun. ACM, pp. 666-677, Aug. 1978.
49. P. Chou et al., "Synthesis of the hardware/software interface in microcontroller-based systems," in P roc. IEEE Int. Conf. on Computer-Aided Design, 1CCAD'92, Nov. 1992, pp. 488-495.
50. J. S. Sun et al., "Design of system level interfaces," in Proc. IEEE Int. Conf. on Computer-Aided Design, ICCAD'92, Nov. 1992, pp. 478-481.
51. W. R. Stevens, UNIX Network Programming. Englewood Cliffs, NJ: Prentice-Hall, 1992.
52. D. Knapp, T. Ly, D. MacMillen, and R. Miller, "Behavioral synthesis methodology for hdl-based specification and validation," in Proc. 32nd ACM/IEEE Design Automat. Conf, DAC-95, San Francisco, CA, June 1995.
53. B. Lin and S. Vercauteren, "Synthesis"of concurrent system interface modules with automatic protocol conversion generation," in Proc. IEEE Int. Conf. on Computer-Aided Design, ICCAD'94, San Jose, CA, Nov. 1994, pp. 101-108.
54. K. van Berkel, J. Kessels, M. Roncken, R. Saeijs, and F. Schalij, "The VLSI-programming language Tangram and its translation into handshake circuits," in Proc. Europe. Design Automat. Conf., EDAC'9I, Mar. 1991, pp. 384-389.
55. B. Lin, S. Vercauteren, and H. De Man, "Embedded architecture co-synthesis and system integration," in Proc. 4th Int. Workshop on Hardware/Sofrn'ore Co-Design, Pittsburgh, PA, Mar. 1996.
56. P. Chou, R. Ortega, and G. Borriello, "The chinook hardware/software co-synthesis system," in Proc. Int. Syst.-Level S\nthesis Symp., ISSS'95, Cannes, France, Sept. 1995, pp. 22-27.
57. J. F. Ready, "VRTX: A real-time operating system for embedded microprocessor applications," IEEE Micro, pp. 8-17, Aug. 1986.
58. SPECTRON Microsystems, Santa Barbara, CA, SPOX-The DSP Operating System, June 1992.
59. E. Verhulst, "Virtuoso: Providing submicrosecond context switching on DSP's with a dedicated nano kernel," in Int. Conf. on Signal Process. Applicat. and Techno!., Santa Clara, CA, Sept. 1993.
60. Etnoteam S. p.A., EOS-Einoteam Operating System.
61. S. Vercauteren, B. Lin, and H. De Man, "Constructing application-specific heterogeneous embedded architectures for custom h\v/s\v applications," in Proc. 33rd ACM/IEEE Design Automat. Conf., DAC-96, Las Vegas, NV, June 1996.
62. UNIX Syst. Labs. USL C++ Language System Release 3.0 Library Manual, 1992.
63. M. Genoe, L. Claesen, E. Verlind, R Proesmans, and H. De Man, "Illustration of the SFG-Tracing multi level behavioral verification methodology," in Proc. ICCD'91, Cambridge, MA, Oct. 1991, pp. 338-341.
64. H. Samsom, F. Franssen, F. Catthoor, and H. De Man, "Verification of loop transformations for real time signal processing applications," in VLSI Signal Process. VII, }. Rabaey, P. Chau, and J. Eldon, Eds. New York: IEEE, 1994, pp. 208-217.