System level design using C++

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2000, Pages 74-81

  Verkest, Diederik ^a   Kunkel, Joachim ^b   Schrirrmeister, Frank ^c  

^a IMEC   (Belgium)

^b SYNOPSYS INC   (United States)

^c CADENCE DESIGN SYSTEMS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURE DESIGNS; DIGITAL SYSTEM; DIGITAL SYSTEM DESIGN; SYSTEM LEVEL DESIGN; SYSTEM MODELING;

EXHIBITIONS;

DESIGN;

EID: 0001849436     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2000.840020     Document Type: Conference Paper

References (42)

1. P. Ashenden and M. Radetzki, "Comparison of SUAVE and Objective VHDL Language Features, Proceedings of FDL-99, pp. 269-278, Lyon, France, September 1999.
2. I. Bolsens, H. De Man, B. Lin, K. Van Rompaey, S. Vercauteren, and D. Verkest, "Hardware-Software Co- Design of Digital Telecommunication Systems", Proceedings of the IEEE, 85(3):391-418, March 1997.
3. R. Cmar, L. Rijnders, P. Schaumont, S. Vernalde, and I. Bolsens, "A Methodology and Design Environment for DSP ASIC Fixed Point Refinement", Proceedings of DATE-99, pp. 271-276, Munich, Germany, March 1999.
4. J. Coplien, "Multi-Paradigm Design for C++", Addison- Wesley, October 1998.
5. J. da Silva, C. Ykman-Couvreur, M. Miranda, K. Croes, S. Wuytack, G. de Jong, F. Catthoor, D. Verkest, P. Six, and H. De Man, "Efficient System Exploration and Synthesis of Applications with Dynamic Data Storage and Intensive Data Transfer", Proceedings of the 35th DAC, pp. 76-81, San Francisco, CA, June 1998.
6. D. Desmet, M. Esvelt, P. Avasare, D. Verkest, and H. De Man, "Timed Executable System Specification of an ADSL Modem Using a C++ Based Design Environment", Proceedings of CODES-99, pp. 38-42, Rome, Italy, May 1999.
7. R. Ernst, J. Henkel, and T. Benner, "Hardware/Software Cosynthesis for Microcontrollers, IEEE Design and Test of Computers, pp. 64-75, December 1993.
8. D. Gajski, N. Dutt, A. Wu, and S. Lin, "High Level Synthesis", Kluwer Academic Publishers, 1992.
9. D. Gajski, R. Dömer, and Jianwen Zhu, "IP-centric Methodology and Design with the SpecC Language", Proceeding of the NATO ASI on System Level Synthesis for Electronic Design, Chapter 10, Il Ciocco, Lucca, Italy, August 1998. Edited by A. Jerraya and J. Mermet, Kluwer Academic Publishers, May 1999.
10. A. Ghosh, J. Kunkel, and S. Liao, "Hardware Synthesis from C/C++", Proceedings of DATE-99, pp. 387-389, Munich, Germany, March 1999.
11. R. Gupta and S. Liao, "Using a Programming Language for Digital System Design", IEEE Design and Test of Computers, pp. 72-80, April-June 1997.
12. R. Gupta and G. De Micheli, "Hardware/Software Cosynthesis of Digital Systems", IEEE Design and Test of Computers, pp. 29- 41, September 1993.
13. R. Helaihel and K. Olukotun, "JAVA as a Specification Language for Hardware/Software Systems", Proceedings of ICCAD-97, pp. 690-697, San Jose, CA, November 1997.
14. A. Jerraya and K. O'Brien, "SOLAR: An Intermediate Format for System-Level Modeling and Synthesis", in Computer Aided Software/Hardware Engineering, J. Rozenblit, K. Buchenrieder, eds, IEEE Press, 1994.
15. S. Kim, K. Kum, and W. Sung, "Fixed-Point Optimization Utility for C and C++ Based Digital Signal Processing Programs", Workshop on VLSI Signal Processing, pp. 197- 206, Osaka, Japan, November 1995.
16. L. Lavagno and E. Sentovich, "ECL: A Specification Environment for System-Level Design", Proceedings of 36th DAC, pp. 511-516, New Orleans, LA, June 1999.
17. C. Lennard, P. Schaumont, G. de Jong, and P. Hardee, "Standards for System-Level Design: Practical Reality or Solution in search of a question?", Proceedings of DATE- 2000, Paris, France, March 2000.
18. O. Levia and C. Ussery, "Directed Control Data-flow Networks: A New Semantic Model for the System-on- Chip Era", Proceedings of FDL-99, pp. 548-560, Lyon, France, September 1999.
19. G. Martin and Sanjay Chakravarty, "A New Embedded System Design Flow based on IP Integration", Proceedings of DATE-99 User Forum, pp. 99-103, Munich, Germany, March 1999.
20. C. Passerone, C. Sansoè, L. Lavagno, R. McGeer, J. Martin, R. Passerone, and A. Sangiovanni-Vincentelli, "Modeling Reactive Systems in JAVA", ACM Transactions of Design Automation for Electronic Systems, 3(4):515-523, October 1998.
21. J. Rowson and A. Sangiovanni-Vincentelli, "Interface- Based Design", Proceedings of the 34th DAC, pp. 178-183, Anaheim, CA, June 1997.
22. P. Schaumont, S. Vernalde, M. Engels, and I. Bolsens, "Synthesis of Multi-Rate and Variable Rate Digital Circuits for High Throughput Telecom Applications", Proceedings of ED&TC-97, pp. 542-546, Paris, France, March 1997.
23. P. Schaumont, S. Vernalde, L. Rijnders, M. Engels, and I. Bolsens, "A Programming Environment for the Design of Complex High Speed ASICs", Proceedings of the 35th DAC, pp. 315-320, San Francisco, CA, June 1998.
24. P. Schaumont, R. Cmar, S. Vernalde, M. Engels, and I. Bolsens, "Hardware Reuse at the Behavioral Level", Proceedings of the 36th DAC, pp. 784-789, New Orleans, LA, June 1999.
25. F. Schirrmeister and S. Krolikoski, "Virtual Component Co-Design - Facilitating a Win-Win Relationship between IP Integrators and IP Providers", Fall IP Conference 1999, Edinburgh, 1999.
26. C. Schneider and W. Ecker, "Stepwise Refinement of Behavioral VHDL Specifications by Separation of Synchronization and Functionality", Proceedings of EURODAC-96, pp. 509-514, Geneva, Switzerland, September 1996.
27. G. Schumacher, W. Nebel, and C. von Ossietzky, "Object- Oriented Modeling of Parallel Hardware Systems", Proceedings of DATE-98, pp. 234-241, Paris, France, March 1998.
28. L. Semeria and G. De Micheli, "SpC: Synthesis of Pointers in C. Application of Pointer Analysis to the Behavioral Synthesis from C", Proceedings of ICCAD-98, pp. 340-346, November 1998.
29. B. Stroustrup and S. Hamilton, "The Real Stroustrup Interview", Computer, pp. 110-114, June 1998.
30. D. Verkest, J. Cockx, F. Potargent, G. de Jong, and H. De Man, "On the Use of C++ for System-on-Chip Design", Proceedings of IEEE CS workshop on VLSI-99, pp. 42-47, Orlando, FL, April 1999.
31. D. Verkest, J. da Silva, C. Ykman, K. Croes, M. Miranda, S. Wuytack, F. Catthoor, G. de Jong, and H. De Man, "Matisse: A System-on-Chip Design Methodology Emphasizing Dynamic Memory Management", Journal of VLSI Signal Processing, 21(3):185-194, July 1999.
32. C. Weiler, U. Kebschull, and W. Rosenstiel, "C++ Base Classes for Specification, Simulation and Partitioning of Hardware/Software Systems", Proceedings of ASP-DAC, CHDL, VLSI, pp. 777-784, 1995.
33. M. Willems, V. Bursgens, H. Keding, T. Grötker, and H. Meyr, "System Level Fixed-Point Design Based on an Interpolative Approach", Proceedings of the 34th DAC, pp. 293-298, Anaheim, CA, June 1997.
34. J. -S. Yim, Y. -H. Hwang, C. -J. Park, H. Choi, W. -S. Yang, H. -S. Oh, I. -C. Park, and C. -M. Kyung, "A C-based RTL Design Verification Methodology for Complex Microprocessors", Proceedings of the 34th DAC, Anaheim, CA, June 1997.
35. C. Ykman-Couvreur, J. Lambrecht, D. Verkest, B. Svantesson, A. Hemani, S. Kumar, and F. Wolf, "System Exploration and Synthesis from SDL of an ATM Switch Component", Proceedings of 12th ASIC/SOC Conference, pp. 119-124, Washington, DC, September 1999.
36. J. Young, J. MacDonald, M. Shilman, A. Tabbara, P. Hilfinger, and R. Newton, "Design and Specification of Embedded Systems in JAVA Using Successive, Formal Refinement", Proceedings of the 35th DAC, pp. 70-75, San Francisco, CA, June 1998.
37. Cynlib, http://www.CynApps. com/.
38. OCAPI, http://www.imec. be/ocapi/.
39. Open Model Interface Standard, see http://www.cfi.org/OMF/.
40. Open SystemC Initiative, http://www.SystemC.org/.
41. Superlog, http://www.co-design. com/.
42. VSIA System-Level Interface Behavioral Documentation Standard, System Level Design Development Working Group Standard 1 Version 0. 1, http://www.vsi.org/.