Prospects and challenges of optical RET

Solid State Technology

Volumn 46, Issue 2, 2003, Pages 61-62+64+66

  Fritze, Michael ^a   Tyrrell, Brian ^a  

^a MIT LINCOLN LABORATORY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COST EFFECTIVENESS; DYNAMIC RANDOM ACCESS STORAGE; IMAGE ENHANCEMENT; IMAGE QUALITY; NUMERICAL METHODS; OPTIMIZATION;

MOORES LAW; RESOLUTION ENHANCEMENT TECHNOLOGY; SEMICONDUCTOR INFRASTRUCTURE;

LITHOGRAPHY;

EID: 0037330581     PISSN: 0038111X     EISSN: None     Source Type: Trade Journal    
DOI: None     Document Type: Article

References (29)

1. M. Switkes, M. Rothschild, J. Microlithography, Microfabrication and Microsystems, Vol. 1, No. 3, p. 225, Oct. 2002.
2. D. Lammers, "Big Challenges Confront EUV Commercialization Push," Semiconductor Business News, Oct. 15, 2002.
3. M. LaPedus, "Is IC Industry Heading to the $10 Million Photomask?" Semiconductor Business News, Oct. 7, 2002.
4. L. Liebmann et al., SPIE, Vol. 4692, p. 262, 2002.
5. F. Schellenberg, "Optimal Insertion Points for OPC and PSM in Design Flows," Solid State Technology, Sept. 2001.
6. J.S. Petersen, SPIE, Vol. 4000, p. 77, 2000.
7. A.K. Wong, "Resolution Enhancement Techniques in Optical Lithography," SPIE Press, pp. 101-105, 2001.
8. C. Constantine, R. Westerman, J. Plumhoff, SPIE, Vol. 3873, p. 93, 1999.
9. M. Rieger, J.P. Mayhew, J. Li, J.P. Shiely, SPIE, Vol. 4562, p. 154, 2001.
10. J.A. Torres, F.M. Schellenberg, O. Toublan, SPIE, Vol. 4691, p. 407, 2002.
11. A.E. Rosenbluth, et al., SPIE, Vol. 4346, p. 486, 2001.
12. A.K. Wong, "Resolution Enhancement Techniques in Optical Lithography," SPIE Press, p. 80, 2001.
13. M.D. Levenson, N.S. Viswanathan, R.A. Simpson, IEEE Trans. Elec. Dev., Vol. ED-29 No. 12, p. 1828, Dec. 1982.
14. F.M. Schellenberg, C. Mack, SPIE, Vol. 3873, p. 189, 1999.
15. A.K. Wong, "Resolution Enhancement Techniques in Optical Lithography," SPIE Press, p. 123, 2001.
16. M.D. Levenson, J.S. Petersen, D. Gerold, C.A. Mack, SPIE, Vol. 4186, p. 395, 2001.
17. H.Y. Liu, L. Karklin, Y.T. Wang, Y.C. Pati, SPIE, Vol. 3334, p. 2, 1998.
18. P. Clarke, "Semicon's 'Sunday Panel' Predicts Litho Market Split," Semiconductor Business News, July 22, 2002.
19. R. Castellano, "The Photomask Industry: Minimizing a Crisis in Escalating Costs," Solid State Technology, Aug. 2002.
20. R. Merritt, "ASICs in Decline as OEM's Grope for Less-costly Options," EE Times, issue 1243, p. 1, Nov. 4, 2002.
21. J. Park et al., SPIE, Vol. 4346, p. 205, 2001.
22. M. Fritze et al., SPIE, Vol. 4000, p. 388, 2000.
23. M. Plat, K. Nguyen, C. Spence, C. Lyons, A. Wilkison, SPIE, Vol. 4000, p. 206, 2000.
24. C. Pierrat, M. Cote, K. Patterson, SPIE, Vol. 4691, p. 325, 2002.
25. D.J. Van Den Broeke et al., J. Microlithography, Microfabrication and Microsystems, Vol. 1, No. 3, p. 229, Oct. 2002.
26. A. Suzuki, K. Saitoh, M. Yoshii, SPIE, Vol. 3679, p. 396, 1999.
27. B. Tyrrell et al., J. Microlithography, Microfabrication and Microsystems, Vol. 1, No. 3, p. 243, Oct. 2002.
28. M. Fritze et al., JVST B, 18, 6, p. 2886, Nov./Dec. 2000.
29. M. Fritze, B. Tyrrell, et al., JVST B, 19, 6, p. 2366, Nov./Dec. 2001.