Low power and low voltage mosfets with variable threshold voltage controlled by back-bias

IEICE Transactions on Electronics

Volumn E83-C, Issue 2, 2000, Pages 161-169

  Hiramoto, Toshiro ^a   Takamiya, Makoto ^a  

^a UNIVERSITY OF TOKYO   (Japan)

Author keywords

Back bias; Body effect; DTMOS; Low power; Low voltage; MOSFET; SOI; Variable threshold voltage

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ELECTRIC CURRENTS; ELECTRIC POWER SUPPLIES TO APPARATUS; GATES (TRANSISTOR); SEMICONDUCTOR DEVICE STRUCTURES; SILICON ON INSULATOR TECHNOLOGY; THRESHOLD VOLTAGE;

BACK GATE CONTROL; BODY EFFECT FACTOR; ELECTRICALLY INDUCED BODY;

MOSFET DEVICES;

EID: 0033880599     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (30)

1. International Technology Roadmap for Semiconductors, 1999 Edition, 1999. http://notes.sematech.org/ntrs/ PublNTRS.nsf
2. T. Kuroda, T. Fujita, S. Mita, T. Nagamatsu, S. Yoshioka, K. Suzuki, F. Sano, M. Norishima, M. Murota, M. Kako, M. Kinugawa, M. Kakumu, and T. Sakurai, "A 0.9-V, 150MHz, 10-mW, 4mm2, 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme," IEEE J. Solid-State Circuits., vol.31, no.ll, pp.1770-1779, Nov. 199G.
3. I.Y. Yang, C. Vieri, A. Chandrakasan, and D.A. Antoniadis, "Back gated CMOS on SOAIS for dynamic threshold voltage control," IEDM Technical Digest, pp.877-880, Dec. 1995.
4. T. Kachi, T. Kaga, S. Wakahara, and D. Hisamoto, "Variable threshold-voltage SOI CMOSFETs with implanted back-gate electrodes for power-managed low-power and high-speed sub-l-V ULSIs," Symposium on VLSI Technology Digest of Technical Papers, pp.124-125, June 1996.
5. T. Douseki, S. Shigematsu, Y. Yanabe, M. Harada, H. Inokawa, and T. Tsuchiya, "A 0.5V SIMOX-MTCMOS circuits with 200ps logic gate," ISSCC Digest of Technical Papers, pp.84-85, Feb. 1996.
6. F. Assaderaghi, D. Sinitsky, S. Parke, J. Boker, P.K. Ko, and C. Hu, "A dynamic threshold voltage MOSFET (DTMOS) for ultra-low voltage operation," IEDM Technical Digest, pp.809-812, Dec. 1994.
7. C. Wann, F. Assaderaghi, R. Dennard, C. Hu, G. Shahidi, and Y. Taur, "Channel profile optimization and device design for low-power high-performance dynamic-threshold MOSFET," IEDM Technical Digest, pp. 113-116, Dec. 1996.
8. H. Kotaki, S. Kakimoto, M. Nakono, T. Matsuoka, K. Adachi, K. Sugimoto, T. Fukushima, and Y. Sato, "Novel bulk dynamic threshold voltage MOSFET (BDTMOS) with advanced isolation (SITOS) and gate to shallow-well contact (SSS-C) processes for ultra low power dual gate CMOS," IEDM Technical Digest, pp.459-462, Dec. 1996.
9. A. Shibata, T. Matsuoka, S. Kakimoto, H. Kotaki, M. Nakono, K. Adachi, K. Ohta, and N. Hashizume, "Ultra low power supply voltage (0.3V) operation with extreme high speed using bulk dynamic threshold voltage MOSFET (B-DTMOS) with advanced fast-signal-transmission shallow well," Symposium on VLSI Technology Digest of Technical Papers, pp.76-77, June 1998.
10. H. Kotaki, S. Kakimoto, M. Nakono, K. Adachi, A. Shibata, K. Sugimoto, K. Ohta, and N. Hashizumc, "Novel low capacitance sidewall elevated drain dynamic threshold voltage MOSFET (LCSED) for ultra low power dual gate CMOS technology," IEDM Technical Digest, pp.415-418, Dec. 1998.
11. T. Tanaka, Y. Momiyama, and T. Sugii, "Fmax enhancement of dynamic threshold-voltage MOSFET (DTMOS) under ultra-low supply voltage," IEDM Technical Digest, pp.423-426, Dec. 1997.
12. M. Takamiya and T. Hiramoto, "High performance electrically induced body dynamic threshold SOI MOSFET (EIBDTMOS) with large body effect and low threshold voltage," IEDM Technical Digest, pp.423-42G, Dec. 1998.
13. M. Takamiya, T. Saraya, T.N. Duyet, Y. Yasuda, and T. Hiramoto, "High performance accumulated back-interface dynamic threshold SOI MOSFET (AB-DTMOS) with large body effect at low supply voltage," Jpn. J. Appl. Phys., vol.38, part 1, no.4B, pp.2483-2486, April 1999.
14. T. Sakurai and A.R. Newton, "Alpha-power law MOSFET model and its application to CMOS inverter delay and other formulas," IEEE J. Solid-State Circuits., vol.25, no.2, pp.584-594, April 1990.
15. K. Noda, T. Tatsumi, T. Uchida, K. Nakajima, H. Miyamoto, and C. Hu, "A 0.1-/
16. H. Koura, T. Takamiya, and T. Hiramoto, "Optimum conditions of body effect factor and substrate bias in variable threshold voltage MOSFETs," Extended of the 1999 International Conference on Solid State Devices and Materials, pp.446-447, Sept. 1999.
17. D.A. Antoniadis and J.E. Chung, "Physics and technology of ultra short channel MOSFET devices," IEDM Technical Digest, pp.21-24, Dec. 1991.
18. R.H. Yan, A. Ourmazd, and K.F. Lee, "Scaling the Si MOSFET: From bulk to SOI to bulk," IEEE Trans. Electron Devices, vol.39, no.7, pp.1704-1710, July 1992.
19. J.-P. Colinge, Silicon-on-Insulator Technology: Materials to VLSI, 2nd edition, Kluwer Academic Publisher, 1997.
20. T. Shimatani, S. Pidin, and M. Koyanagi, "New electrically intrinsic-channel SOI MOSFET with 0.01 /
21. Y. Ohmura, S. Nakashima, K. Izumi, and T. Ishii, "0.1-/(mgate ultrathin-film CMOS devices using SIMOX substrate with 80-nm-thick buried oxide layer," IEDM Technical Digest, pp.675-678, Dec. 1991.
22. M. Horiuchi, T. Teshima, K. Tokumasu, and K. Yamaguchi, "High-current, small parasitic capacitance MOS FET on a poly-Si interlayered (PSI: 'I') SOI wafer," Symposium on VLSI Technology Digest of Technical Papers, pp.33-34, June 1995.
23. H.-S. Wong, D.J. Frank, and P.M. Solomon, "Device design consideration for double-gate, ground-plane, and singlegated ultra-thin SOI MOSFET's at the 25 nm channel -4length generation," IEDM Technical Digest, pp.407-410, Dec. 1998.
24. H.-S. Wong, K.K. Chan, and Y. Taur, "Self-aligned (top and bottom) double-gate MOSFET with a 25 nm thick silicon channel," IEDM Technical Digest, pp.-127-430, Dec. 1997.
25. J. Park, Y. Kirn, I. Kirn, K. Park, H. Yoon, K. Lee, and T. Jung, "Performance characteristics of SOI DRAM for low-power application," ISSCC Digest of Technical Papers, pp.434-435, Feb. 1999.
26. [2G] T. Tanaka, K. Suzuki, H. Horie, and T. Sugii, "Ultrafast operation of Vth-adjustcd p+-n+ double-gate SOI MOSFET's," IEEE Electron Device Lett., vol.15, no.10, pp.386388, 1991.
27. D. Hisamoto, W. Lee, J. Kedzierski, E. Andcrson, H. Takeuchi, K. Asano, T. King, J. Boker, and C. Hu, "A folded-cliannel MOSFET for deep-sub-tenth micron era," IEDM Technical Digest, pp.1032-103-1, Dec. 1998.
28. Medici Ver. 4.1, Avant! Corp., July 1998.
29. C. Wann, K. Noda, T. Tanaka, M. Yoshida, and C. Hu, "A comparative study of advanced MOSFET concepts," IEEE Trans. Electron Devices, vol.43, no.10, pp.1742-1753, Oct. 1996.
30. M. Takamiya and T. Hiramoto, unpublished.