Scaling the Si MOSFET: From Bulk to SOI to Bulk

IEEE Transactions on Electron Devices

Volumn 39, Issue 7, 1992, Pages 1704-1710

  Yan, Ran Hong ^a   Ourmazd, Abbas ^a   Lee, Kwing F ^a  

^a LUCENT TECHNOLOGIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

SEMICONDUCTING SILICON--DOPING;

SILICON DEVICES;

SEMICONDUCTOR DEVICES, MOSFET;

EID: 0026896303     PISSN: 00189383     EISSN: 15579646     Source Type: Journal    
DOI: 10.1109/16.141237     Document Type: Article

References (18)

1. J. R. Brews, K. K. Ng, and R. K, Watts, “The submicrometer silicon MOSFET,” in Submicron Integrated Circuits, R. K. Watts, Ed. New York: Wiley, 1989, ch. 1.
2. J.R., Brews, W. Fichtner, E. H. Nicollian, and S. M. Sze, “Generalized guide for MOSFET miniaturization/’ IEEE Electron Device Lett., vol. EDL-1, p. 2, 1980.
3. K. K. Young, “Short-channel effect in fully-depleted SOI MOSFET’s,” IEEE Trans. Electron Devices, vol. 36, 339, 1989.
4. M. R. Pinto and R. K. Smith, PADRE 2.1, AT&T Bell Laboratories.
5. E. Sangiorgi and M. R. Pinto, “A semi-empirical model of surface scattering for Monte Carlo simulation of silicon n-MOSFET‘s,” IEEE Trans. Electron Devices, vol. 39. no. 2. pp. 356–361, Feb. 1992.
6. G. Baccarani, M. R. Wordeman, and R. H. Dennard. “Generalized scaling theory and its application to a 1/4 micrometer MOSFET design,’ IEEE Trans. Electron Devices, vol. ED-31, 452, 1984.
7. R. H. Dennard, F. H. Gaensslen, H.-N. Yu, V. L. Rideout, E. Bas-sous, and A. R. LeBlanc, “Design of ion-implanted MOSFET’s with very small physical dimensions,” IEEE J. Solid-State Circuits, vol. SC-9, p. 256, 1974.
8. A. G. Sabnis and J. T. Clemens, “Characterization of the electron mobility in the inverted < 100> Si surface,” in IEDM Tech. Deg., 1979, p. 18.
9. G. A. Sai-Halasz, M. R. Wordeman, D. P. Kern, E. Ganin, S. Rishton, D. S. Zicherman, H. Schmid. M. R. Polcari. H. Y. Ng, P. J. Restle, T. H. P. Chang, and R. H. Dennard, “Design and experimental technology for 0.1 μm gate-length low-temperature operation FET’s,” IEEE Electron Device Lett., vol. EDL-8, 463, 1987.
10. J.P. Colinge, “Reduction of floating substrate effect in thin-film SOI MOSFET’s,” Electron Lett., vol. 22, p. 187, 1986.
11. T. Shotnicki. G. Merckel, and T. Pedron, “Analysis study of punchthrough in buried channel p-MOSFET’s,” IEEE Trans. Electron Devices, vol. 36, p. 690, 1989.
12. J. C. S. Woo, K. W. Terrill, and P. K. Vasudev, “Two-dimensional analysis modeling of very thin SOI MOSFET’s,” IEEE Trans. Electron Devices, vol. 37, p. 1999, 1990.
13. K K. Young, “Analysis of conduction in fully depleted SOI MOSFET’s,” IEEE Trans. Electron Devices, vol. 36, p. 504, 1989.
14. T. Kekigawa and Y. Hayashi, “Calculateh threshold-voltage characteristics of an XMOS transistor having an additional bottom gate,” Solid-State Electron., vol. 27, p. 827, 1984.
15. J.-P. Colinge, M. H. Gao, A. Romano-Rodriguez, H. Maes, and C. Claeys, “Silicon-on-insulator gate-all-around devices,” in IEDM Tech. Dig., 1990, p. 595.
16. D. M. Brown, M. Ghezzo, and J. M. Pimbley, “Trends in advanced CMOS process technology,” Proc. IEEE, vol. 74, p. 1678, 1986.
17. L. C. Parrillo, “CMOS active and field device fabrication,” Semicond. Internat., p. 64, 1988.
18. M. Aoki, T. I.shii, T. Yoshimura, Y. Kiyota, S. Iijima, T. Yamanaka, T. Kure. K. Ohyu, T. Hishida, S. Okazaki, K. Seki, and K. Shimohihashi, “0.1 μm CMOS devices using low-impurity-channel transistors (LICT),” in IEDM Tech. Dig., 1990, p. 939.