Modeling the short-channel threshold voltage of a novel vertical heterojunction pMOSFET

IEEE Transactions on Electron Devices

Volumn 46, Issue 5, 1999, Pages 933-939

  Collaert, Nadine ^a  

^a IMEC   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

HETEROJUNCTIONS; SEMICONDUCTING GERMANIUM; SEMICONDUCTING SILICON; SEMICONDUCTOR DEVICE MODELS; THRESHOLD VOLTAGE;

SHORT CHANNEL THRESHOLD VOLTAGE;

MOSFET DEVICES;

EID: 0032687551     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/16.760400     Document Type: Article

References (19)

1. National Technology Roadmap for Semiconductors Semiconductor Industry Assoc. San Jose CA 1997.
2. M. Ono M. Saito T. Yoshitomi C. Fiegna T. Ohguro and H. Iwai Sub-50-nm gate length n-MOSFET's with 10-nm phosporous source and drain junctions in Proc. IEDM'93 p. 119.
3. D. Behammer L. Vescan R. Loo J. Moers A. Mück H. Lüth and T. Grabolla Selectively grown vertical Si-pMOS transistor with short-channel lengths Electron. Lett. vol. 32 pp. 406-407 Feb. 1996.
4. H. Gossner F. Wittmann I. Eisele T. Grabolla and D. Behammer Vertical MOS technology with sub-0.1-μm channel lengths Electron. Lett. vol. 31 pp. 1394-1396 Aug. 1995.
5. H. Gossner I. Eisele and L. Risch Vertical Si-metal-oxide-semiconductor field effect transistors with channel lengths of 50 nm by molecular beam epitaxy Jpn. J. Appl. Phys. vol. 33 pp. 2423-2428 Apr. 1994.
6. Z. Rav-Noy U. Schreter S. Mukai E. Kapon J. S. Smith L. C. Chiu S. Margalit and A. Yariv Vertical FET's in GaAs IEEE Electron Device Lett. vol. EDL-5 pp. 228-230 July 1984.
7. T. Aeugle L. Risch W. Rosner T. Schulz and D. Behammer Advanced self aligned SOI concepts for vertical MOS transistors with ultra-short-channel lengths in Proc. ESSDERC'97 pp. 628-631.
8. x vertical PMOSFET fabricated by Ge ion implantation IEEE Electron Device Lett. vol. 19 pp. 13-15 Jan. 1998.
9. U.S. Provisional Patent Application Number 60/001 022 July 7 1995 C. J. R. P. Augusto IMEC.
10. N. Collaert and K. De Meyer Current calculation of a submicron Si/SiGe heterojunction MOSFET in Proc. ISDRS'97 pp. 517-520.
11. K. De Meyer M. Caymax N. Collaert R. Loo and P. Verheyen The vertical heterojunction MOSFET Thin Solid Films pp. 299-305 Dec. 1998.
12. R. Loo M. Caymax P. Verheyen T. Conard H. Bender W. Vandervorst N. Collaert K. De Meyer P. Alkemade and I. Szendro Ultra thin gate oxides for 0.1-μm heterojunction CMOS applications by the use of a sacrificial Si layer in Proc. ESSDERC'98 pp. 608-611.
13. 1-y substrates Appl. Phys. Lett. vol. 48 pp. 538-540 Feb. 1986.
14. M. J. Van Dort P. H. Woerlee and A. J. Walker A simple model for quantization effects in heavily-doped silicon MOSFET's at inversion conditions Solid-State Electron. vol. 37 pp. 411-414 Mar. 1994.
15. A. H. Marshak Transport equations for highly doped devices and heterostructures Solid State Electron. vol. 30 pp. 1089-1093 Apr. 1990.
16. Z.-H. Liu C. Hu J.-H. Huang T.-Y. Chan M.-C. Jeng P. K. Ko and Y. C. Cheng Threshold voltage model for deep-submicrometer MOSFET's IEEE Trans. Electron Devices vol. 40 pp. 86-95 Jan. 1993.
17. S. Biesemans S. Kubicek and K. De Meyer Analytical calculations of a figure of merit for novel MOSFET architecture's for the sub-0.25-μm range in Tech. Dig. NUPAD V. 1994 pp. 11-14.
18. TMA Medici ver. 4.0 Manual Technology Modeling Assoc. Palo Alto CA Oct. 1997 pp. 2-119-2-122.
19. N. Arora MOSFET Models for VLSI Circuit Simulation: Theory and Practice. New York: Springer-Verlag 1993 pp. 210-219.