메뉴 건너뛰기




Volumn , Issue , 1994, Pages 11-14

Analytical calculations of a figure of merit for novel MOSFET architecture for the sub 0.25 μm range

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS; NUMERICAL MODELS; POISSON EQUATION;

EID: 0041971896     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NUPAD.1994.343502     Document Type: Conference Paper
Times cited : (5)

References (9)
  • 1
    • 0017943041 scopus 로고
    • Subthreshold conduction in MOSFET's
    • march
    • G.Taylor, "Subthreshold conduction in MOSFET's", IEEE Trans. Electron Devices, vol. ED-25, p. 337, march 1978
    • (1978) IEEE Trans. Electron Devices , vol.ED-25 , pp. 337
    • Taylor, G.1
  • 3
    • 0002160086 scopus 로고
    • MC simulation of a 30 nm dual-gate MOSFET
    • D.Frank, "MC simulation of a 30 nm dual-gate MOSFET", IEDM, p. 553, 1992
    • (1992) IEDM , pp. 553
    • Frank, D.1
  • 4
    • 0025486394 scopus 로고
    • 2D analytic modelling of very thin SO1 MOSFET
    • September
    • J.Wo0, "2D analytic modelling of very thin SO1 MOSFET", IEEE Trans. Electron Devices, vol. ED-37, p. 1999, September 1990
    • (1990) IEEE Trans. Electron Devices , vol.ED-37 , pp. 1999
    • Woo, J.1
  • 5
    • 85064545399 scopus 로고
    • A new approach to analytically solving the 2D Poisson's equation
    • P.Lin, "A new approach to analytically solving the 2D Poisson's equation", IEEE Trans.Electron Devices, vol. ED-34, p. 1747, 1987
    • (1987) IEEE Trans.Electron Devices , vol.ED-34 , pp. 1747
    • Lin, P.1
  • 6
    • 0026896303 scopus 로고
    • Scaling the Si MOSFET: From bulk to SO1 to bulk
    • July
    • R.Yan, "Scaling the Si MOSFET: from bulk to SO1 to bulk'', IEEE Trans. Electron Devices, vol. ED-39, p. 1704, July 1992
    • (1992) IEEE Trans. Electron Devices , vol.ED-39 , pp. 1704
    • Yan, R.1
  • 7
    • 85064549981 scopus 로고
    • Analytical models of VT and VBD of short-channel MOSFET's
    • April
    • T.Toyabe, "Analytical models of VT and VBD of short-channel MOSFET's", IEEE J. Solid-state Circuits, p. 375, April 1979
    • (1979) IEEE J. Solid-state Circuits , pp. 375
    • Toyabe, T.1
  • 9
    • 33747712733 scopus 로고
    • CMOS device architecture and technology for the 0.25pm to 0.025pm generation
    • H.Iwai, "CMOS device architecture and technology for the 0.25pm to 0.025pm generation", ESSDERC, Grenoble, p. 513, 1993
    • (1993) ESSDERC, Grenoble , pp. 513
    • Iwai, H.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.