Error tracer: Design error diagnosis based on fault simulation techniques

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 18, Issue 9, 1999, Pages 1341-1352

  Huang, Shi Yu ^a   Cheng, Kwang Ting ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Design automation; Error correction; Fault diagnosis; Simulation

Indexed keywords

ALGORITHMS; APPROXIMATION THEORY; COMBINATORIAL CIRCUITS; COMPUTER AIDED NETWORK ANALYSIS; COMPUTER SIMULATION; ELECTRIC NETWORK SYNTHESIS; ERROR CORRECTION; INTEGRATED CIRCUIT LAYOUT; SEQUENTIAL CIRCUITS;

FAULT SIMULATION METHODS; SOFTWARE PACKAGE ERRORTRACER;

VLSI CIRCUITS;

EID: 0032595832     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.784125     Document Type: Article

References (30)

1. M. S. Abadir, J. Ferguson, and T. E. Kirkland, "Logic design vérification via test generation," IEEE Trans. CompuL, pp. 138-148, Jan. 1988.
2. H. Al-Asaad and J. P. Hayes, "Design verification via simulation and automatic test pattern generation," in Proc. Int. Conf. on Computer-Aided Design, Nov. 1995, pp. 174-180.
3. M. Abramovici, M. A. Breuer, and A. D. Friedman, Digital Systems Testing and Testable Design. Piscataway, NJ: IEEE Press, 1990.
4. M. Abramovici, P. R. Menon, and D. T. Miller, "Critical path tracing-an alternative to fault simulation," in Proc. Design Automation Conf., June 1983, pp. 214-220.
5. D. Brand, A. Drumm, S. Kundu, and P. Narrain, "Incremental synthesis," in Proc. Int. Conf. on Computer-Aided Design, Nov. 1994, pp. 14-18.
6. R. E. Bryant, "Graph-based algorithms for Boolean function manipulation," IEEE Trans. Comput., vol. C35, pp. 667-691, Aug. 1986.
7. W.-T. Cheng and M.-L. Yu, "Differential fault simulation-A fast method using minimal memory," in Proc. Design Automation Conf., June 1989, pp. 424-428.
8. P. Y. Chung, Y. M. Wang, and I. N. Hajj, "Diagnosis and correction of logic design errors in digital circuits," in Proc. Design Automation Conf., June 1993, pp. 503-508.
9. M. Fujita, "Methods for automatic design error correction in sequential circuits," in Proc. European Conf. on Design Automation, 19, pp. 76-80.
10. S.-Y. Huang, K.-T. Cheng, and K.-C. Chen, "AQUILA: An equivalence verifier for large sequential circuits," in Proc. Asia and South Pacific Design Automation Conf., Jan. 1997, pp. 455-4160.
11. S.-Y. Huang, K.-C. Chen, and K.-T. Cheng, "Incremental logic rectification," in Proc. VLSI Test Symp., Apr. 1997, pp. 134-139.
12. S.-Y. Huang, K.-T. Cheng, K.-C. Chen, and D. I. Cheng, "ErrorTracer: A fault simulation-based approach to design error diagnosis," in Proc. Int. Test Conf., Nov. 1997, pp. 974-981.
13. S.-Y. Huang, K.-T. Cheng, K.-C. Chen, and J.-Y. Lu, "Fault simulation based design error diagnosis for sequential circuits," in Proc. Design Automation Conf., June 1998.
14. A. Kuehlmann, D. I. Cheng, A. Srinivasan, and D. P. LaPotin, "Error diagnosis for transistor-level verification," in Proc. Design Automation Conf., June 1994, pp. 218-224.
15. F. Krohm, A. Kuehlmann, and A. Mets, "The use of random simulation in formal verification," in Proc. Int Conf. on Computer Design, Oct. 1996.
16. S. Y. Kuo, "Locating logic design errors via test generation and don'tcare propagation," in Proc. European Design Automation Conf., Sept. 1992, pp. 466-471.
17. H.-T. Liaw, J.-H. Tsaih, and C.-S. Lin, "Efficient automatic diagnosis of digital circuits," in Proc. Int. Conf. on Computer-Aided Design, Nov. 1990, pp. 464-467.
18. C.-C. Lin, K.-C. Chen, S.-C. Chang, M. Marek-Sadowska, and K.T. Cheng, "Logic synthesis for engineering change," in Proc. Design Automation Conf., June 1995, pp. 647-652.
19. C.-C. Lin, K.-C. Chen, D. I. Cheng, and M. Marek-Sadowska, "Logic rectification and synthesis for engineering change," in Proc. Asian and South Pacific Design Automation Conf., 19, pp. 301-309.
20. J. C. Madre, O. Coudert, and J. P. Billon, "Automating the diagnosis and the rectification of the design errors with PRIAM," in Proc. Int. Conf. on Computer-Aided Design, Nov. 1989, pp. 30-33.
21. I. Pomeranz and S. M. Reddy, "On correction of multiple design errors," IEEE Trans. Computer-Aided-Design, vol. 14, pp. 255-264, Feb. 1995.
22. "On error correction in macro-based circuits," in Proc. Int. Conf. on Computer-Aided Design, Nov. 1994, pp. 568-575.
23. "A method for diagnosing implementation errors in synchronous sequential circuits and its implications on synthesis," in Proc. European Design Automation Conf., Sept. 1993, pp. 252-258.
24. S. Rudeanu, Boolean Functions and Equations. Amsterdam, the Netherlands: North-Holland, 1974.
25. M. Tomita, H. H. Jiang, T. Tomamoto, and Y. Hayashi, "An algorithm for locating logic design errors," in Proc. Int. Conf. on Computer-Aided Design, Nov. 1990, pp. 468-4171.
26. K. A. Tamura, "Locating functional errors in logic circuits," in Proc. Design Automation Conf., June 1989, pp. 185-191.
27. A. G. Veneris and I. N. Hajj, "A fast algorithm for locating and correcting simple design errors in VLSI digital circuits," in Proc. Great Lake Symp. on VLSI Design, Mar. 1997, pp. 45-50.
28. "SIS: A system for sequential circuit synthesis," Univ. of California, Berkeley, Tech. Rep. M92/41, 1992.
29. A. M. Wahba and D. Borrione, "A method for automatic design error location and correction in combinational logic circuits," J. Electron. Testing: Theory Applicat., vol. 8, no. 2, pp. 113-27, Apr. 1996.
30. "Design error diagnosis in sequential circuits," in Proc. Correct Hardware Designs and Verification Methods; CHARME'95, Lecture Notes in Computer Science 987. Berlin, Germany: Springer-Verlag, Oct. 1995, pp. 171-188.