Design error diagnosis in sequential circuits

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 987, Issue , 1995, Pages 171-188

  Wahba, Ayman ^a   Borrione, Dominique ^a  

^a UNIV GRENOBLE ALPES   (France)

Author keywords

[No Author keywords available]

Indexed keywords

SEQUENTIAL CIRCUITS; TIMING CIRCUITS;

BENCHMARK CIRCUIT; CIRCUIT SIZE; DESIGN ERRORS; DIAGNOSTIC ALGORITHMS; NUMBER OF STATE; STATE ENCODING; TEST SEQUENCE;

ERRORS;

EID: 27344435587     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-60385-9_11     Document Type: Conference Paper

References (18)

1. J. C. Madre, O. Coudert, J. P. Billon, "Automating the Diagnosis and the Rectification of Design Errors with PRIAM," Proceedings of ICCAD’89, pp. 30-33, 1989.
2. K. A. Tamura, "Locating Functioned Errors in Logic Circuits," Proceedings of 26th Design Automation Conference (DAC’89), pp. 185-191, 1989.
3. S. Y. Kuo, "Locating Logic Design Errors via Test Generation and Don’t Care Propagation," Proceedings of EURO-DAC’92, pp. 466-471, 1992.
4. P. Y. Chung, Y. M. Wang, I. N. Hajj, "Diagnosis and Correction of Logic Design Errors in Digital Circuits," Proceedings of 30th Design Automation Conference (DAC’93), 1993.
5. A. M. Wahba, E. J. Aas, "Verification and Diagnosis of Digital Systems by Ternary Reasoning," Lecture Notes on Computer Science № 683, Springer Verlag, pp. 55-67, May 1993.
6. Q. H. Zhang, C. Trullemans, "Logic Verification of Incomplete Functions and Design Error Location," Lecture Notes on Computer Science № 683, Springer Verlag, pp. 68-79, May 1993.
7. M. Tomita, T. Yamamoto, F. Sumikawa, and K. Hirano, "Rectification of Multiple Logic Design Errors in Multiple Output Circuits," Proceedings of the 31st Design Automation Conference(DAC’94), 1994.
8. A. Wahba, and D. Borrione, "Design Error Diagnosis in Logic Circuits using Diagnosis-Oriented Test Patterns," Research Report RR-940-I, ARTEMIS-IMAG, Grenoble, France, June 1994.
9. Q. Zhang, "Logic Verification and Design Error Diagnosis for Combinational Circuits," Ph.D. Thesis, Université Catholique de Louvain, Belgium, Feb. 1995.
10. M. Fujita, "Methods for Automatic Design Error Correction in Sequential Circuits," Proceedings of European Conference on Design Automation with The European Event in ASIC Design, 1993, pp. 76-80, 1993.
11. M. S. Abadir, J. Ferbuson, and T. E. Kirkland, "Logic Design Verification via Test Generation," IEEE Transactions on Computer-Aided Design, Vol. 7, № 1, pp. 138-148, January 1988.
12. Z. Kohavi, Switching and Finite Automata Theory, McGraw-Hill Book Edition, 1978.
13. E. J. Aas, K. A. Klingshheim, and T. Steen, "Quantifying Design Quality: A Model and Design Experiments," Proc. EURO-ASIC’92, IEEE Computer Society, pp. 172-177, 1992.
14. M. A. Breuer and A. D. Friedman, Diagnosis and Reliable Design of Digital Systems, New York: Computer Science Press, 1976.
15. F. Brglez, D. Bryan, and K. Kozminski, "Combinational Profiles of Sequential Benchmark Circuits," Proceedings of International Symposium of Circuits and Systems (ISCAS’89), Portland, OR, May 1989.
16. A. Lioy, P. L. Montessoro, and S. Gai, "A Complexity Analysis of Sequential ATPG," Proceedings of IEEE International Symposium of Circuits and Systems (ISCAS’89), pp. 1946-1949, May 1989.
17. G. Cabodi, P. Camurati, S. Quer, "Symbolic Exploration of Large Circuits with Enhanced Forward/Backward Traversal," Proceedings of EURO-DAC’94, pp. 22-27, Grenoble, France, Sept. 1994.
18. D. Borrione, H. Eveking, "Formal Verification of Hardware Designs," To appear in Journal of the Brazilian Computer Society, Special Issue on Electronic Design Automation, Nov. 1995.