-
2
-
-
0024170834
-
-
+ polysilicon in a dual-gate CMOS process, in 1EDM Tech. Dig., 1988, pp. 238-241.
-
+ Polysilicon in A Dual-gate CMOS Processin 1EDM Tech. Dig., 1988, Pp. 238-241.
-
-
Wong, C.Y.1
Sun, J.Y.-C.2
Taur, Y.3
Oh, C.S.4
Angelucci, R.5
Davari, B.6
-
3
-
-
0024920290
-
-
F. K. Baker, J. R. Pfiester, T. C. Mêle, H.-H. Tseng, P. J. Tobin, J. D. Hayden, C. D. Gunderson, and L. C. Parrillo, The influence of fluorine on threshold voltage instabilities in p+ polysilicon gated p-channel MOSFET's, in IEDM Tech. Dig., 1989, pp. 443-4446.
-
The Influence of Fluorine on Threshold Voltage Instabilities in P+ Polysilicon Gated P-channel MOSFET'sin IEDM Tech. Dig., 1989, Pp. 443-4446.
-
-
Baker, F.K.1
Pfiester, J.R.2
Mêle, T.C.3
Tseng, H.-H.4
Tobin, P.J.5
Hayden, J.D.6
Gunderson, C.D.7
Parrillo, L.C.8
-
6
-
-
0026897882
-
-
vol. 39, p. 1687, July 1992.
-
H. H. Tseng, P. J. Tobin, F. K. Baker, J. R. Pfiester, K. Evans, and P. 1. Fejes, The effect of silicon gate microstructure and gate oxide process on threshold voltage instabilities in p+-gate p-channel MOSFET's with fluorine incorporation, IEEE Trans. Electron Devices, vol. 39, p. 1687, July 1992.
-
The Effect of Silicon Gate Microstructure and Gate Oxide Process on Threshold Voltage Instabilities in P+-gate P-channel MOSFET's with Fluorine IncorporationIEEE Trans. Electron Devices
-
-
Tseng, H.H.1
Tobin, P.J.2
Baker, F.K.3
Pfiester, J.R.4
Evans, K.5
Fejes, P.6
-
7
-
-
0027867599
-
-
M. Koda, Y. Shida, J. Kawaguchi, and Y. Kaneko, Improving gate oxide integrity in p+ pMOSFET by using large grain size polysilicon gate, in IEDM Tech. Dig., 1993, p. 471.
-
Improving Gate Oxide Integrity in P+ PMOSFET by Using Large Grain Size Polysilicon Gatein IEDM Tech. Dig., 1993, P. 471.
-
-
Koda, M.1
Shida, Y.2
Kawaguchi, J.3
Kaneko, Y.4
-
8
-
-
0029358561
-
-
vol. 42, p. 1503, Aug. 1995.
-
C.-Y. Lin, C.-Y. Chang, and C. C.-H. Hsu, Suppression of boron penetration in BF2-implanted p-type gate MOSFET by trapping of fluorines in amorphous gate, IEEE Trans. Electron Devices, vol. 42, p. 1503, Aug. 1995.
-
Suppression of Boron Penetration in BF2-implanted P-type Gate MOSFET by Trapping of Fluorines in Amorphous GateIEEE Trans. Electron Devices
-
-
Lin, C.-Y.1
Chang, C.-Y.2
Hsu, C.C.-H.3
-
9
-
-
0030083150
-
-
vol. 43, p. 303, Feb. 1996.
-
S. L. Wu, C. L. Lee, and T. F. Lei, Suppression of the boron penetration induce dielectric degradation by a stacked-amorphous-silicon film as the gate structure for pMOSFET, IEEE Trans. Electron Devices, vol. 43, p. 303, Feb. 1996.
-
Suppression of the Boron Penetration Induce Dielectric Degradation by A Stacked-amorphous-silicon Film As the Gate Structure for PMOSFETIEEE Trans. Electron Devices
-
-
Wu, S.L.1
Lee, C.L.2
Lei, T.F.3
-
11
-
-
0018024693
-
-
vol. 49, p. 5199, 1978.
-
P. Revesz, M. Wittmer, J. Roth, and J. W. Mayer, Epitaxial regrowth of Ar-implanted amorphous silicon, J. Appl. Phys., vol. 49, p. 5199, 1978.
-
Epitaxial Regrowth of Ar-implanted Amorphous SiliconJ. Appl. Phys.
-
-
Revesz, P.1
Wittmer, M.2
Roth, J.3
Mayer, J.W.4
-
12
-
-
0018024294
-
-
vol. 49, p. 5188, 1978.
-
A. G. Cullis, T. E. Seidel, and R. L. Meek, Comparative study of annealed neon-, argon-, and krypton-ion implication damage in silicon, J. Appl. Phys., vol. 49, p. 5188, 1978.
-
Comparative Study of Annealed Neon-, Argon-, and Krypton-ion Implication Damage in SiliconJ. Appl. Phys.
-
-
Cullis, A.G.1
Seidel, T.E.2
Meek, R.L.3
-
13
-
-
36749108228
-
-
vol. 37, p. P81, 1980.
-
E. Rimini, K.-K. Chu, J. E. E. Baglin, T. Y. Tan, and R. T. Hodyson, Laser annealing of silicon implanted with both argon and arsenic, Appl. Phys. Lett., vol. 37, p. P81, 1980.
-
Laser Annealing of Silicon Implanted with Both Argon and ArsenicAppl. Phys. Lett.
-
-
Rimini, E.1
Chu, K.-K.2
Baglin, J.E.E.3
Tan, T.Y.4
Hodyson, R.T.5
-
15
-
-
0025474417
-
-
vol. 37, p. 1842, Aug. 1990.
-
J. R. Pfiester, F. K. Baker, T. C. Mêle, and H. H. Tseng, The effects of boron penetration on p+ polysilicon gated PMOS device, IEEE Trans. Electron Devices, vol. 37, p. 1842, Aug. 1990.
-
The Effects of Boron Penetration on P+ Polysilicon Gated PMOS DeviceIEEE Trans. Electron Devices
-
-
Pfiester, J.R.1
Baker, F.K.2
Mêle, T.C.3
Tseng, H.H.4
|