Digital CMOS IC's in 6H-SiC operating on a 5-V power supply

IEEE Transactions on Electron Devices

Volumn 45, Issue 1, 1998, Pages 45-53

  Ryu, Sei Hyung ^a   Kornegay, Kevin T ^a   Cooper Jr , James A ^a   Melloch, Michael R ^a  

^a PURDUE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL CIRCUITS; GATES (TRANSISTOR); INTEGRATED CIRCUIT MANUFACTURE; ION IMPLANTATION; MOS DEVICES; NAND CIRCUITS; OSCILLATORS (ELECTRONIC); POWER SUPPLY CIRCUITS; SEMICONDUCTOR DOPING; SILICON CARBIDE; THERMAL EFFECTS;

THRESHOLD VOLTAGE;

CMOS INTEGRATED CIRCUITS;

EID: 0031701009     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/16.658810     Document Type: Article

References (24)

1. W. v. Munch, "Silicon carbide," Landolt-Bornstein: Numerical Data and Functional Relationships in Science and Technology, New Series, group III, vol. 17c, M. Schultz, O. Madelung, and H. Weiss, Eds. Berlin, Germany: Springer-Verlag, 1984.
2. W. v. Munch and I. Pfaffeneder, "Breakdown field in vapor-grown silicon carbide p-n junctions," J. Appl. Phys., vol. 48, no. 11, pp. 4831-4833, 1977.
3. 2/SiC defects," J. Electron. Mater., vol. 25, no. 5, pp. 909-915, 1996.
4. J. N. Shenoy, J. A. Cooper, Jr., and M. R. Melloch, "Comparison of thermally oxidized metal-oxide-semiconductor interfaces on 4H and 6H polytypes of silicon carbide," Appl. Phys. Lett., vol. 68, no. 6, pp. 803-805, Feb. 1996.
5. 2/SiC metal-oxide semiconductor interface," J. Electron. Mater., vol. 24, no. 4, pp. 303-309, 1995.
6. S. T. Sheppard, M. R. Melloch, and J. A. Cooper, Jr., "Characteristics of inversion-channel and buried-channel MOS devices in 6H-SiC," IEEE Trans. Electron Devices, vol. 41, pp. 1257-1264, July 1994.
7. T. Billon, T. Ouisse, P. Lassagne, C. Jassaud, J. L. Ponthenier, L. Baud, N. Becourt, and P. Morfouli, "High temperature silicon carbide MOSFET's with very low drain leakage current," Electron. Lett., vol. 30, p. 170, 1994.
8. J. N. Shenoy, J. A. Cooper, Jr., and M. R. Melloch, "High-voltage double-implanted power MOSFET's in 6H-SiC," IEEE Electron Device Lett., vol. 18, pp. 93-95, Mar. 1997.
9. W. Xie, J. A. Cooper, Jr., and M. R. Melloch, "Monolithic NMOS digital integrated circuits in 6H-SiC," IEEE Electron Device Lett., vol. 18, pp. 455-457, Nov. 1994.
10. S. Ryu and K. T. Kornegay, "Design and fabrication of depletion load NMOS integrated circuits in 6H-SiC," in Inst. Phys. Conf. Ser. No. 142: Ch. 4 London, U.K.: IOP, 1996, pp. 789-792.
11. D. M. Brown, M. Ghezzo, J. Kretchmer, and G. Gati, "High temperature silicon carbide planar IC technology and first monolithic SiC operational amplifier IC," Trans. 2nd Int. High-Temperature Elec. Conf. (HiTEC), 1994, vol. 1, pp. XI-17-22.
12. D. B. Slater, Jr., L. A. Lipkin, G. M. Johnson, A. V. Suvorov, and J. W. Palmour, "High-temperature enhancement-mode NMOS and PMOS devices and circuits in 6H-SiC," presented at IEEE Device Research Conf., Charlottesvile, VA, June 1995.
13. D. B. Slater, Jr., G. M. Johnson, L. A. Lipkin, A. V. Suvorov, and J. W. Palmour, "Demonstration of a 6H-SiC CMOS technology," Trans. 3rd Int. High-Temperature Elec. Conf. (HiTEC), 1996, pp. XVI-27-32.
14. S. Ryu, K. T. Kornegay, J. A. Cooper, Jr., and M. R. Melloch, "Monolithic digital CMOS integerated circuits in 6H-SiC using an implanted P-well process," IEEE Electron Device Lett., vol. 18, pp. 194-196, May 1997.
15. W. C. Mitchel, M. Roth, A. O. Evwaraye, P. W. Yu, and S. R. Smith, "Electronic properties of boron in p-type bulk 6H-SiC," J. Electron. Mater., vol. 25, no. 5, pp. 863-867, 1996.
16. N. Ramungul, V. Khemka, R. Tyagi, T. P. Chow, M. Ghezzo, P. G. Neudeck, J. Kretchmer, W. Hennessy, and D. M. Brown, "Comparison of aluminum- and boron-implanted vertical 6H-SiC p+n junction diodes," Inst. Phys. Conf. Ser. No. 142: Ch. 4 London, U.K.: IOP, 1996, pp. 713-716.
17. S. Ahmed, C. J. Barbero, T. W. Sigmon, and J. Erikson, "Empirical depth profile simulator for ion implantation in 6H α-SiC," J. Appl. Phys., vol. 77, pp. 6194-6220, 1995.
18. 2/6H-SiC metal-oxide-semiconductor devices," Appl. Phys. Lett., vol. 68, pp. 2231-2233, 1996.
19. N. S. Rebelle, F. S. Shoucair, and J. W. Palmour, "6H silicon carbide MOSFET modeling for high-temperature analogue integrated circuits (25-500 °C)," in IEE Proc. Circuit, Devices, and Systems, Apr. 1996, vol. 143, pp. 115-122.
20. S. Ryu, "Development of CMOS technology for smart power applications in silicon carbide," Ph.D. thesis, Purdue Univ., West Lafayette, IN, May 1997.
21. R. F. Pierret, "Advanced semiconductor fundamentals," Volume VI of the Modular Series on Solid-State Devices. Reading, MA: Addison-Wesley, 1990.
22. _, "Field effect devices," Volume IV of the Modular Series on Solid State Devices. Reading, MA: Addison-Wesley, 1990.
23. N. H. E. Weste and K. Eshraghian, Principles of CMOS VLSI Design. Reading, MA: Addison-Wesley, 1994.
24. E. A. Glasser and D. W. Dobberpuhl, The Design and Analysis of VLSI Circuits. Reading, MA: Addison-Wesley, 1988.