The pivotal role of tera-scale performance in future networks: Sequoia vs multi-core teraflop chip

2nd International Conference on Future Networks, ICFN 2010

Volumn , Issue , 2010, Pages 265-268

  Amir, Samreen ^a   Asif, Muhammad ^a   Mustafa, Maria ^a  

^a SIR SYED UNIVERSITY OF ENGINEERING AND TECHNOLOGY   (Pakistan)

Author keywords

Mesochronoas; Multi core; Processing engine

Indexed keywords

BAND-WIDTH UTILIZATION; COMPARATIVE ANALYSIS; COMPUTING MACHINES; FLOATING POINT OPERATIONS; FUTURE NETWORKS; HIGH DATA RATE; MULTI CORE; PARALLEL PROCESSING; PROCESSING RATES; RESEARCH AND DEVELOPMENT; TECHNOLOGY IMPROVEMENT;

EID: 77952234625     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICFN.2010.97     Document Type: Conference Paper

References (17)

1. Power.org™ Q2 2009 Newsletter
2. Tom Jowitt, "IBM to build new monster supercomputer," TechWorld, Wednesday, 4 February 2009
3. Lawrence Livermore National Laboratory, UCRL-PRES-147124-147131 https://asc.llnl.gov/computing-resources/sequoia/
4. Top 500 List, Top 500 supercomputer sites, June 2009, http://www.top500.org/list/2009/06/100
5. David J. States: http://www.ibc.wustl.edu/~states/mooreslaw.html
6. Carl Bender, " IBM announces PowerXCell 8i, QS22 blade server," 13th May 2008, http://www.beyond3d.com/content/news/640
7. Dave Altavilla, "Intel Unviels 80-core Network On Single Chip Capable Of Teraflop Performance," E-magazine hot hardware, Sunday, February 11, 2007
8. Computing speed enters the teraflop era, ARTICLES, http://www.dart- creations.com/article-tree/recipes/computing-speed-enters-the-teraflop-era.htm
9. Jon Stokes, "Beyond the teraflops: Why Intel really put 80 cores on a single chip," ARSTechnica.com, April 2, 2007
10. H.D. Simon, W.T.C. Kramer, and R.F. Lucas, "Building the Teraflops/Petabytes Production Supercomputing Center," National Energy Research Scientific Computing Center (NERSC), Lawrence Berkeley National Laboratory, Berkeley, CA 94720
11. M. Azimi, N. Cherukuri, D.N. Jayasimha, A. Kumar, P. Kundu, S. Park, L. Schoinas, A. Vaidya, "Integration Challenges and Tradeoffs for Tera-scale Architectures," Intel Technology Journal. http://www.intel.com/technology/ itj/2007/v11i3/1-integration/1-abstract.htm (August 2007).
12. Tera-scale Computing Research Program, http://techresearch.intel.com/ articles/Tera-Scale/1421.htm
13. S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, P. Iyer, A. Singh, T. Jacob, S. Jain, S. Venkataraman, Y. Hoskote, and N. Borkar, "An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS," IEEE International Solid-State Circuits Conference, 2007, ISSCC 2007, 11-15 Feb. 2007, 98-589, San Francisco, CA, ISSN: 0193-6530
14. IBM BlueGene Processor,http://www.phys.uu.nl/~euroben/reports/web07/bl-g- proc.html
15. Multiscale Cardiac Modeling http://domino.watson.ibm.com/comm/research- projects.nsf /pages/ cardiacmodeling.index.html
16. Supercomputers, http://en.wikipedia.org/wiki/Supercomputer
17. Justin Rattner, Teraflops Research Chip, http://techresearch.intel.com/ articles/Tera-Scale/1449.htm