Time-Critical Systems Design: A Survey

IEEE Design and Test

Volumn 35, Issue 2, 2018, Pages 8-26

  Mitra, Tulika ^a   Teich, Jurgen ^b   Thiele, Lothar ^c  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

^b UNIVERSITY OF ERLANGEN NUREMBERG   (Germany)

^c ETH ZURICH   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; COMPUTER PROGRAMMING LANGUAGES; GREEN COMPUTING; PROBABILISTIC LOGICS; SURVEYS;

ALBERTA; APPROXIMATE COMPUTING; ENERGY EFFICIENT COMPUTING; KERNEL; RESEARCH CHALLENGES; RUNTIMES; STATE OF THE ART;

ENERGY EFFICIENCY;

EID: 85041651083     PISSN: 21682356     EISSN: None     Source Type: Journal    
DOI: 10.1109/MDAT.2018.2794204     Document Type: Article

References (75)

1. R. Mancuso, R. Dudko, E. Betti, M. Cesati, M. Caccamo, and R. Pellizzoni, "Real-time cache management framework for multi-core architectures," in Proc. Real-Time Embedded Technol. Appl. Symp. (RTAS), Apr. 2013, pp. 45-54.
2. S. Hahn, J. Reineke, and R. Wilhelm, "Towards compositionality in execution time analysis: Definition and challenges," SIGBED Rev., vol. 12, no. 1, pp. 28-36, 2015.
3. T. Lundqvist and P. Stenstrom, "Timing anomalies in dynamically scheduled microprocessors," in Proc. 20th IEEE Real-Time Syst. Symp., 1999, pp. 12-21.
4. J. Reineke et al., "A definition and classification of timing anomalies," in OASIcs-OpenAccess Series in Informatics, F. Mueller, Ed. Dagstuhl, Germany: Schloss Dagstuhl-Leibniz-Zentrum fur Informatik, 2006, vol. 4.
5. R. Wilhelm et al., "The worst-case execution-time problem overview of methods and survey of tools," ACM Trans. Embedded Comput. Syst., vol. 7, no. 3, p. 36, 2008.
6. J. Gustafsson, A. Ermedahl, C. Sandberg, and B. Lisper, "Automatic derivation of loop bounds and infeasible paths for WCET analysis using abstract execution," in Proc. 27th IEEE Int. Real-Time Syst. Symp., 2006 (RTSS'06), 2006, pp. 57-66.
7. A. Metzner, "Why model checking can improve WCET analysis," in Proc. CAV, 2004, vol. 3114, pp. 334-347.
8. F. Stappert, A. Ermedahl, and J. Engblom, "Efficient longest executable path search for programs with complex flows and pipeline effects." in Proc. 2001 Int. Conf. Compilers, Archit., Synthesis Embedded Syst., 2001, pp. 132-140.
9. Y.-T. Steven Li and S. Malik, "Performance analysis of embedded software using implicit path enumeration," in Proc. ACM SIGPLAN Notices, 1995, vol. 30, pp. 88-98.
10. H. Theiling, C. Ferdinand, and R. Wilhelm, "Fast and precise WCET prediction by separated cache and path analyses," Real-Time Syst., vol. 18, no. 2, pp. 157-179, 2000.
11. R. D. Arnold, F. Mueller, D. B. Whalley, and M. G. Harmon, "Bounding worst-case instruction cache performance," in Proc. Real-Time Sys. Symp., 1994, pp. 172-181.
12. C. Ferdinand et al., "Reliable and precise WCET determination for a real-life processor," in Proc. Embedded Software, 2001, pp. 469-485.
13. Y.-T. Steven Li, S. Malik, and A. Wolfe, "Performance estimation of embedded software with instruction cache modeling," ACM Trans. Design Autom. Electronic Syst., vol. 4, no. 3, pp. 257-279, 1999.
14. X. Li, T. Mitra, and A. Roychoudhury, "Modeling control speculation for timing analysis," Real-Time Syst., vol. 29, no. 1, pp. 27-58, 2005.
15. A. Colin and I. Puaut, "Worst case execution time analysis for a processor with branch prediction," Real-Time Syst., vol. 18, no. 2-3, pp. 249-274, 2000.
16. X. Li, A. Roychoudhury, and T. Mitra, "Modeling out-oforder processors for WCET analysis," Real-Time Syst., vol. 34, no. 3, pp. 195-227, 2006.
17. G. Bernat, A. Colin, and S. M. Petters, "WCET analysis of probabilistic hard real-time systems," in Proc 23rd IEEE Real-Time Syst. Symp., 2002 (RTSS 2002), 2002, pp. 279-288.
18. H. Falk, S. Plazar, and H. Theiling, "Compile-time decided instruction cache locking using worst-case execution paths," in Proc. 5th IEEE/ACM Int. Conf. Hardware/Software Codesign Syst. Synthesis, 2007, pp. 143-148.
19. X. Vera, B. Lisper, and J. Xue, "Data cache locking for tight timing calculations," ACM Trans. Embedded Comput. Syst., vol. 7, no. 1, p. 4, 2007.
20. H. Falk and J. C. Kleinsorge, "Optimal static WCETaware scratchpad allocation of program code," in Proc. 46th Annu. Design Autom. Conf., 2009, pp. 732-737.
21. V. Suhendra, T. Mitra, A. Roychoudhury, and T. Chen, "WCET centric data allocation to scratchpad memory," in Proc. 26th IEEE Int. Real-Time Syst. Symp., 2005 (RTSS 2005), p. 10.
22. I. Puaut and C. Pais, "Scratchpad memories vs locked caches in hard real-time systems: A quantitative comparison," in Proc. Design Autom. Test Europe Conf. Exhibition, 2007 (DATE'07), pp. 1-6.
23. S. A. Edwards and E. A. Lee, "The case for the precision timed (PRET) machine," in Proc. 44th Annu. Design Autom. Conf., 2007, pp. 264-265.
24. C. L. Liu and J. W. Layland, "Scheduling algorithms for multiprogramming in a hard-real-time environment," J. ACM, vol. 20, no. 1, pp. 46-61, 1973.
25. C.-G. Lee et al., "Analysis of cache-related preemption delay in fixed-priority preemptive scheduling," IEEE Trans. Comput., vol. 47, no. 6, pp. 700-713, 1998.
26. J. Staschulat and R. Ernst, "Multiple process execution in cache related preemption delay analysis," in Proc. 4th ACM Int. Conf. Embedded Software, 2004, pp. 278-286.
27. I. Puaut and D. Decotigny, "Low-complexity algorithms for static cache locking in multitasking hard real-time systems," in Proc. 23rd IEEE Real-Time Syst. Symp., 2002 (RTSS 2002), 2002, pp. 114-123.
28. B. D. Bui, M. Caccamo, L. Sha, and J. Martinez, "Impact of cache partitioning on multi-tasking real time embedded systems," in Proc 14th IEEE Int. Conf. Embedded Real-Time Comput. Syst. Appl., 2008 (RTCSA'08), 2008, pp. 101-110.
29. B. D. de Dinechin et al., "A clustered manycore processor architecture for embedded and accelerated applications," in Proc. 2013 IEEE High Perform. Extreme Comput. Conf. (HPEC), 2013, pp. 1-6.
30. H. Kim, A. Kandhalu, and R. Rajkumar, "A coordinated approach for practical OS-level cache management in multi-core real-time systems," in Proc. Euromicro Conf. Real-Time Syst. (ECRTS), Jul. 2013, pp. 80-89.
31. R. Pellizzoni, A. Schranzhofer, J.-J. Chen, M. Caccamo, and L. Thiele, "Worst case delay analysis for memory interference in multicore systems," in Proc. Design Autom. Test Europe Conf. Exhibition (DATE), 2010, pp. 741-746.
32. R. Pellizzoni et al., "A predictable execution model for cots-based embedded systems," in Proc. Real-Time Embedded Technol. Appl. Symp. (RTAS), 2011, pp. 269-279.
33. J. Yan and W. Zhang, "WCET analysis for multi-core processors with shared L2 instruction caches," in Proc. Real-Time Embedded Technol. Appl. Symp. (RTAS), Apr. 2008, pp. 80-89.
34. S. Schliecker, M. Negrean, and R. Ernst, "Bounding the shared resource load for the performance analysis of multiprocessor systems," in Proc. Conf. Design Autom. Test Europe (DATE), 2010, pp. 759-764.
35. L. Thiele, S. Chakraborty, and M. Naedele, "Real-time calculus for scheduling hard real-time systems," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS 2000) Emerging Technologies for the 21st Century, Geneva, Switzerland, May 28-31, 2000, pp. 101-104.
36. H. Kim, D. De Niz, B. Andersson, M. Klein, O. Mutlu, and R. Rajkumar, "Bounding memory interference delay in cots-based multi-core systems," in Proc. 20th Real-Time and Embedded Technol. Appl. Symp. (RTAS), 2014, pp. 145-154.
37. S. Chattopadhyay, L. K. Chong, A. Roychoudhury, T. Kelter, P. Marwedel, and H. Falk, "A unified WCET analysis framework for multicore platforms," ACM Trans. Embedded Comput. Syst., vol. 13, no. 4s, p. 124, 2014.
38. F. Boniol, H. Cass, E. Noulard, and C. Pagetti. "Deterministic execution model on COTS hardware," in Architecture of Computing Systems ARCS 2012, A. Herkersdorf, K. Rmer, and U. Brinkschulte, Eds., Berlin, Germany: Springer, 2012, vol. 7179, pp. 98-110.
39. R. Pellizzoni, B. D. Bui, M. Caccamo, and L. Sha, "Coscheduling of CPU and I/O transactions in cotsbased embedded systems," in Proc. Real-Time Syst. Symp. (RTSS), 2008, pp. 221-231.
40. E. Ebrahimi, C. J. Lee, O. Mutlu, and Y. N. Patt, "Fairness via source throttling: A configurable and high-performance fairness substrate for multi-core memory systems," in Proc. ACM Sigplan Notices, 2010, vol. 45-3, pp. 335-346.
41. H. Yun, G. Yao, R. Pellizzoni, M. Caccamo, and L. Sha, "Memory access control in multiprocessor for real-time systems with mixed criticality," in Proc. 24th Euromicro Conf. Real-Time Syst. (ECRTS), Jul. 2012, pp. 299-308.
42. L. Sha et al., Single Core Equivalent Virtual Machines for Hard Real-Time Computing on Multicore Processors, Tech. Rep., 2014.
43. H. Yun, R. Mancuso, Z.-P. Wu, and R. Pellizzoni, "Palloc: Dram bank-Aware memory allocator for performance isolation on multicore platforms," in Proc. Real-Time Embedded Technol. Appl. Symp. (RTAS), 2014, pp. 155-166.
44. J. Reineke, I. Liu, H. D Patel, S. Kim, and E. A. Lee, "PRET DRAM controller: Bank privatization for predictability and temporal isolation", in Proc. Int. Conf. Hardware/Software Codesign Syst. Synthesis (CODES+ISSS), 2011, pp. 99-108.
45. D. Bui, E. Lee, I. Liu, H. Patel, and J. Reineke, "Temporal isolation on multiprocessing architectures," in Proc. 48th Design Autom. Conf., 2011, pp. 274-279.
46. M. Schoeberl et al., "TCREST: Time-predictable multicore architecture for embedded systems," J. Syst. Architect., vol. 61, no. 9, pp. 449-471, 2015.
47. T. Ungerer et al., "Merasa: Multicore execution of hard real-time applications supporting analyzability," IEEE Micro., vol. 30, no. 5, pp. 66-75, 2010.
48. H. Zeng et al., "Networked real-time embedded systems," in Handbook of Hardware/Software Codesign, S. Ha and J. Teich, Eds. Dordrecht, The Netherlands: Springer, 2017, pp. 1-40.
49. K. Tindell and J. Clark, "Holistic schedulability analysis for distributed hard real-time systems," Microproc Microprog, vol. 40, no. 2-3, pp. 117-134, 1994.
50. K. Tindell, A. Burns, and A. J. Wellings, "Analysis of hard real-time communications," Real-Time Syst., vol. 9, no. 2, pp. 147-171, 1995.
51. R. I. Davis, A. Burns, R. J. Bril, and J. J. Lukkien, "Controller area network (CAN) schedulability analysis: Refuted, revisited and revised. Real-Time Syst., vol. 35, no. 3, pp. 239-272, 2007.
52. P. Pop, P. Eles, and Z. Peng, "Performance estimation for embedded systems with data and control dependencies," in Proc. Eighth Int. Workshop Hardware/Software Codesign (CODES 2000), San Diego, CA, USA, 2000, pp. 62-66.
53. P. Pop, P. Eles, and Z. Peng, "Schedulability analysis and optimization for the synthesis of multi-cluster distributed embedded systems," in Proc. 2003 Design Autom. Test Europe Conf. Expo., Munich, Germany, Mar. 3-7, 2003, pp. 10184-10189.
54. J. C. Palencia Gutierrez and M. G. Harbour, "Offsetbased response time analysis of distributed systems scheduled under EDF," in Proc. 15th Euromicro Conf. Real-Time Syst. (ECRTS 2003), Porto, Portugal, Jul. 2-4, 2003, pp. 3-12.
55. J. Bengtsson, K. G. Larsen, F. Larsson, P. Pettersson, and W. Yi, "UPPAAL-A tool suite for automatic verification of real-time systems," in Proc. DIMACS/SYCON Workshop Hybrid Syst. III: Verification and Control, Rutgers University, New Brunswick, NJ, USA, Oct. 22-25, 1995, pp. 232-243.
56. R. Hofmann, L. Ahrendts, and R. Ernst, "CPA-Compositional performance analysis," in Handbook of Hardware/Software Codesign, S. Ha and J. Teich, Eds. Dordrecht, The Netherlands: Springer, 2017, pp. 1-31.
57. K. Richter, M. Jersak, and R. Ernst, "A formal approach to MPSoC performance verification," IEEE Comput., vol. 36, no. 4, pp. 60-67, 2003.
58. S. Perathoner, K. Lampka, and L. Thiele, "Composing heterogeneous components for system-wide performance analysis," in Proc. Design Autom. Test Europe (DATE 2011), Grenoble, France, Mar. 14-18, 2011, pp. 842-847.
59. S. Perathoner et al., "Influence of different abstractions on the performance analysis of distributed hard real-time systems," Design Autom. Embedded Syst., vol. 13, no. 1-2, pp. 27-49, 2009.
60. S. Ha and J. Teich, Eds., Handbook of Hardware/Software Codesign. Dordrecht, The Netherlands: Springer Science+Business Media, 2017.
61. E. Bini et al., "Resource management on multicore systems: The ACTORS approach," IEEE Micro, vol. 31, no. 3, pp. 72-81, 2011.
62. A. Weichslgartner, S. Wildermann, M. Glaß, and J. Teich, Invasive Computing for Mapping Parallel Programs to Many-Core Architectures. Singapore: Springer Nature Singapore Pte Ltd., 2018.
63. P. van Stralen and A. D. Pimentel, "Scenario-based design space exploration of MPSoCs," in Proc. 28th Int. Conf. Computer Design (ICCD 2010), Amsterdam, The Netherlands, Oct. 3-6, 2010, pp. 305-312.
64. G. Mariani, V. M. Sima, G. Palermo, V. Zaccaria, C. Silvano, and K. Bertels, "Using multi-objective design space exploration to enable run-time resource management for reconfigurable architectures," in Proc. 2012 Design Autom. Test Europe Conf. Exhibition (DATE 2012), Dresden, Germany, Mar. 12-16, 2012, pp. 1379-1384.
65. G. Giannopoulou, N. Stoimenov, P. Huang, L. Thiele, and B. D. de Dinechin, "Mixed-criticality scheduling on cluster-based manycores with shared communication and storage resources," Real-Time Syst., vol. 52, no. 4, pp. 399-449, 2016.
66. A. Weichslgartner, D. Gangadharan, S. Wildermann, M. Glaß, and J. Teich, "DAARM: Design-time application analysis and run-time mapping for predictable execution in many-core systems," in Proc. 2014 Int. Conf. Hardware/Software Codesign Syst. Synthesis (CODES+ISSS 2014), Uttar Pradesh, India, Oct. 12-17, 2014, pp. 34:1-34:10.
67. T. Schwarzer, A. Weichslgartner, M. Glaß, S. Wildermann, P. Brand, and J. Teich, "Symmetry-eliminating design space exploration for hybrid application mapping on many-core architectures," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 37, no. 2, pp. 297-301, Feb. 2018.
68. S. Wildermann, M. Glaß, and J. Teich, "Multi-objective distributed run-time resource management for many-cores," in Proc. Design Autom. Test Europe Conf. Exhibition (DATE 2014), Dresden, Germany, Mar. 24-28, 2014, pp. 1-6.
69. A. K. Singh, A. Kumar, and T. Srikanthan, "Accelerating throughput-Aware runtime mapping for heterogeneous MPSoCs. ACM Trans. Design Autom. Electr. Syst., vol. 18, no. 1, pp. 9:1-9:29, 2012.
70. J. Teich, J. Henkel, A. Herkersdorf, D. Schmitt-Landsiedel, W. Schroder-Preikschat, and G. Snelting, "Invasive computing: An overview," in Multiprocessor Systemon-Chip: Hardware Design and Tool Integration, M. Hübner and J. Becker, Eds., New York, NY: Springer Science+Business Media, 2011, pp. 241-268.
71. J. Teich et al., "Language and compilation of parallel programs for-predictable MPSoC execution using invasive computing," in Proc. 10th IEEE Int. Symp. Embedded Multicore/Many-Core Syst.-on-Chip (MCSOC 2016), Lyon, France, Sept. 21-23, 2016, pp. 313-320.
72. B. Pourmohseni, M. Glaß, and J. Teich, "Automatic operating point distillation for hybrid mapping methodologies," in Proc. Design Autom. Test Europe Conf. Exhibition (DATE 2017), Lausanne, Switzerland, Mar. 27-31, 2017, pp. 1135-114.
73. B. Pourmohseni, S. Wildermann, M. Glaß, and J. Teich, "Predictable run-time mapping reconfiguration for real-time applications on many-core systems," in Proc. Real-Time Networks Syst. (RTNS), Grenoble, France, Oct. 4-6, 2017, pp. 148-157.
74. S. Pinisetty, P. S. Roop, S. Smyth, S. Tripakis, and R. von Hanxleden, "Runtime enforcement of reactive systems using synchronous enforcers," in Proc. 24th ACM SIGSOFT Int. SPIN Symp. Model Checking of Software (SPIN 2017), 2017, pp. 80-89.
75. H. Khdr et al., "Power density-Aware resource management for heterogeneous tiled multicores," IEEE Trans. Computers, vol. 66, no. 3, pp. 488-501, 2017.