Power Density-Aware Resource Management for Heterogeneous Tiled Multicores

IEEE Transactions on Computers

Volumn 66, Issue 3, 2017, Pages 488-501

  Khdr, Heba ^a   Pagani, Santiago ^a   Sousa, Éricles ^b   Lari, Vahid ^b   Pathania, Anuj ^a   Hannig, Frank ^b   Shafique, Muhammad ^a   Teich, Jürgen ^b   Henkel, Jörg ^a  

^a KARLSRUHE INSTITUTE OF TECHNOLOGY   (Germany)

^b UNIVERSITY OF ERLANGEN NUREMBERG   (Germany)

Author keywords

dark silicon; Heterogeneous multicores; low power design; power density; resource management; thermal management

Indexed keywords

ELECTRIC POWER SUPPLIES TO APPARATUS; NATURAL RESOURCES MANAGEMENT; TEMPERATURE CONTROL;

DARK SILICONS; HETEROGENEOUS MULTI-CORES; LOW-POWER DESIGN; POWER DENSITIES; RESOURCE MANAGEMENT;

RESOURCE ALLOCATION;

EID: 85013066354     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.2016.2595560     Document Type: Article

References (41)

1. R. Ubal, et al., "Exploring the heterogeneous design space for both performance and reliability," in Proc. 51st Des. Autom. Conf., 2014, pp. 1-6.
2. Exynos 5 octa (5422). [Online]. Available: http://www.samsung.com/exynos
3. C. Tan, T. S. Muthukaruppan, T. Mitra, and L. Ju, "Approximation-aware scheduling on heterogeneous multi-core architectures," in Proc. 20th Asia South Pacific Des. Autom. Conf., 2015, pp. 618-623.
4. N. Goulding-Hotta, et al., "The greendroid mobile application processor: An architecture for silicon's dark future," IEEE Micro, vol. 31, no. 2, pp. 86-95, Mar./Apr. 2011.
5. M. Shafique, S. Garg, T. Mitra, S. Parameswaran, and J. Henkel, "Dark silicon as a challenge for hardware/software co-design: Invited special session paper," in Proc. Int. Conf. Hardware/Softw. Codesign Syst. Synthesis, 2014, pp. 13:1-13:10.
6. S. Pagani, et al., "TSP: Thermal safe power-efficient power budgeting for many-core systems in dark silicon," in Proc. Int. Conf. Hardware/Softw. Codesign Syst. Synthesis, 2014, pp. 10:1-10:10.
7. C. Bienia, S. Kumar, J. P. Singh, and K. Li, "The PARSEC benchmark suite: Characterization and architectural implications," in Proc. 17th Int. Conf. Parallel Archit. Compilation Techn., 2008, pp. 72-81.
8. J. Henkel, et al., "Invasive manycore architectures," in Proc. 17th Asia South Pacific Des. Autom. Conf., 2012, pp. 193-200.
9. R. David, P. Bogdan, and R. Marculescu, "Dynamic power management for multicores: Case study using the Intel SCC," in Proc. IEEE/IFIP 20th Int. Conf. VLSI and System-on-Chip, 2012, pp. 147-152.
10. H. Khdr, T. Ebi, M. Shafique, H. Amrouch, and J. Henkel, "MDTM: Multi-objective dynamic thermal management for onchip systems," in Proc. Conf. Des., Autom. Test Eur., 2014, pp. 330:1-330:6.
11. V. Hanumaiah, S. Vrudhula, and K. Chatha, "Performance optimal online DVFS and task migration techniques for thermally constrained multi-core processors," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 30, no. 11, pp. 1677-1690, Nov. 2011.
12. H. Khdr, S. Pagani, M. Shafique, and J. Henkel, "Thermal constrained resource management for mixed ILP-TLP workloads in dark silicon chips," in Proc. 52nd Des. Autom. Conf., 2015, pp. 1-6.
13. Rahmani, et al., "Dynamic power management for many-core platforms in the dark silicon era: A multi-objective control approach," in IEEE/ACM Int. Symp. Low Power Electron. Des., 2015, pp. 219-224.
14. C. Isci, A. Buyuktosunoglu, C.-Y. Cher, P. Bose, and M. Martonosi, "An analysis of efficient multi-core global power management policies: Maximizing performance for a given power budget," in Proc. 39th Annu. IEEE/ACM Int. Symp. Microarchit., 2006, pp. 347-358.
15. Intel Corporation, "Intel turbo boost technology in Intel CoreTM microarchitecture (nehalem) based processors," White Paper, Nov. 2008.
16. G. Liu, J. Park, and D. Marculescu, "Procrustes: Power constrained performance improvement using extended maximizethen-swap algorithm," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 34, no. 10, pp. 1664-1676, Oct. 2015.
17. T. S. Muthukaruppan, M. Pricopi, V. Venkataramani, T. Mitra, and S. Vishin, "Hierarchical power management for asymmetric multi-core in dark silicon era," in Proc. 50th ACM/EDAC/IEEE Des. Autom. Conf., 2013, pp. 1-9.
18. T. Ebi, M. Faruque, and J. Henkel, "Tape: Thermal-aware agentbased power econom multi/many-core architectures," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des.-Dig. Tech. Papers, 2009, pp. 302-309.
19. T. Ebi, D. Kramer, W. Karl, and J. Henkel, "Economic learning for thermal-aware power budgeting in many-core architectures," in Proc. 7th IEEE/ACM/IFIP Int. Conf. Hardware/Softw. Codesign Syst. Synthesis, 2011, pp. 189-196.
20. M. A. Faruque, J. Jahn, T. Ebi, and J. Henkel, "Runtime thermal management using software agents for multi- and many-core architectures," IEEE Des. Test Comput., vol. 27, no. 6, pp. 58-68, Nov./Dec. 2010.
21. A. Rudi, A. Bartolini, A. Lodi, and L. Benini, "Optimum: Thermal-aware task allocation for heterogeneous many-core devices," in Proc. Int. Conf. High Perform. Comput. Simulation, 2014, pp. 82-87.
22. P. Greenhalgh, "big.LITTLE processing with ARM Cortex-A15 & Cortex-A7," ARM Limited, White Paper, Sep. 2011.
23. F. Hannig, V. Lari, S. Boppu, A. Tanase, and O. Reiche, "Invasive tightly-coupled processor arrays: A domain-specific architecture/compiler co-design approach," ACM Trans. Embedded Comput. Syst., vol. 13, no. 4s, pp. 133:1-133:29, 2014.
24. S. Herbert and D. Marculescu, "Analysis of dynamic voltage/frequency scaling in chip-multiprocessors," in Proc. Int. Symp. Low Power Electron. Des., 2007, pp. 38-43.
25. G. Singla, G. Kaur, A. K. Unver, and U. Y. Ogras, "Predictive dynamic thermal and powermanagement for heterogeneousmobile platforms," in Proc. Des. Autom. Test Eur., 2015, pp. 960-965.
26. Intel Corporation, Santa Clara, CA, USA, Intel Xeon Phi Coprocessor Datasheet, Jun. 2013.
27. L. Mukhanov, D. S. Nikolopoulos, and B. R. de Supinski, "ALEA: Fine-grain energy profiling with basic block sampling," in Proc. 2015 Int. Conf. Parallel Archit. Compilation (PACT), Washington, DC, USA, 2015, pp. 87-98.
28. R. Ge, X. Feng, S. Song, H.-C. Chang, D. Li, and K. Cameron, "Powerpack: Energy profiling and analysis of high-performance systems and applications," IEEE Trans. Parallel Distrib. Syst., vol. 21, no. 5, pp. 658-671, May 2010.
29. W. Huang, S. Ghosh, S. Velusamy, K. Sankaranarayanan, K. Skadron, and M. R. Stan, "HotSpot: A compact thermal modeling methodology for early-stage VLSI design," IEEE Trans. VLSI Syst., vol. 14, no. 5, pp. 501-513, May 2006.
30. S. Martello and P. Toth, Knapsack Problems: Algorithms and Computer Implementations. New York, NY, USA: Wiley, 1990.
31. P. Brommesson, "Solving the generalized assignment problem by column enumeration based on Lagrangian reduced costs," Dept. Mathematics, Linköping Univ., Linköping, Sweden, 2006, ISSN : 0348-2960.
32. F. Hannig, H. Ruckdeschel, H. Dutta, and J. Teich, "PARO: Synthesis of hardware accelerators for multi-dimensional dataflowintensive applications," in Proc. 4th Int. Workshop Appl. Reconfigurable Comput., Mar. 2008, pp. 287-293.
33. J. Teich, L. Thiele, and L. Zhang, "Scheduling of partitioned regular algorithms on processor arrays with constrained resources," in Proc. Int. Conf. Appl.-Specific Syst., Archit. Processors, Aug. 1996, pp. 131-144.
34. J. Teich, A. Tanase, and F. Hannig, "Symbolic mapping of loop programs onto processor arrays," J. Signal Process. Syst., vol. 77, pp. 31-59, 2014.
35. Binkert, et al., "The gem5 simulator," SIGARCH Comput. Archit. News, vol. 39, no. 2, pp. 1-7, Aug. 2011.
36. S. Li, J. H. Ahn, R. D. Strong, J. B. Brockman, D. M. Tullsen, and N. P. Jouppi, "McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures," in Proc. 42nd IEEE/ACM Int. Symp. Microarchit., 2009, pp. 469-480.
37. ODROID-XU3. [Online]. Available: http://hardkernel.com
38. S. K. Lim, Design for High Performance, Low Power, and Reliable 3D Integrated Circuits. Berlin, Germany: Springer, 2012.
39. D. Kissler, F. Hannig, A. Kupriyanov, and J. Teich, "A highly parameterizable parallel processor array architecture," in Proc. IEEE Int. Conf. Field Programmable Technol., Dec. 2006, pp. 105-112.
40. D. Kissler, A. Strawetz, F. Hannig, and J. Teich, "Power-efficient reconfiguration control in coarse-grained dynamically reconfigurable architectures," J. Low Power Electron., vol. 5, pp. 96-105, 2009.
41. J. Casazza, "First the tick, now the tock: Intel microarchitecture (nehalem)," Intel Corporation, White Paper, 2009.