Language and Compilation of Parallel Programs for ∗-Predictable MPSoC Execution Using Invasive Computing

Proceedings - IEEE 10th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2016

Volumn , Issue , 2016, Pages 313-320

  Teich, Jurgen ^a   Glaß, Michael ^a   Roloff, Sascha ^a   Schröder Preikschat, Wolfgang ^a   Snelting, Gregor ^b   Weichslgartner, Andreas ^a   Wildermann, Stefan ^a  

^a UNIVERSITY OF ERLANGEN NUREMBERG   (Germany)

^b KARLSRUHE INSTITUTE OF TECHNOLOGY   (Germany)

Author keywords

analysis; dse; invasive computing; manycore; predictability; real time; simulation; x10

Indexed keywords

COMPUTER VISION; EMBEDDED SYSTEMS; MAPPING; SAFETY ENGINEERING; SYSTEM-ON-CHIP;

ANALYSIS; INVASIVE COMPUTING; MANY-CORE; PREDICTABILITY; REAL TIME; SIMULATION;

COMPUTER ARCHITECTURE;

EID: 85010369454     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MCSoC.2016.30     Document Type: Conference Paper

References (24)

1. B. Akesson, A. M. Molnos, et al. Composability and predictability for independent application development, verification, and execution. In Multiprocessor System-on-Chip-Hardware Design and Tool Integration., pp. 25-56. 2011.
2. P. Axer, R. Ernst, et al. Building timing predictable embedded systems. ACM Trans. Embedded Comput. Syst., 13(4):82:1-82:37, 2014.
3. K. Goossens, A. Azevedo, et al. Virtual execution platforms for mixedtime-criticality systems: The CompSOC architecture and design flow. SIGBED Rev., 10(3):23-34, 2013.
4. D. Grund, J. Reineke, et al. A template for predictability definitions with supporting evidence. In Proc. of DATE, pp. 22-31. 2011.
5. F. Hannig, V. Lari, et al. Invasive tightly-coupled processor arrays: A domain-specific architecture/compiler co-design approach. ACM Trans. Embedded Comput. Syst., 13(4s):133:1-133:29, 2014.
6. F. Hannig, S. Roloff, et al. Resource-aware programming and simulation of MPSoC architectures through extension of X10. In Proc. of SCOPES, pp. 48-55. 2011.
7. J. Heisswolf, R. König, et al. Providing multiple hard latency and throughput guarantees for packet switching networks on chip. Computers & Electrical Engineering, 39(8):2603-2622, 2013.
8. J. Heisswolf, A. Zaib, et al. The invasive network on chip-A multiobjective many-core communication infrastructure. In Proc. of ARCS, pp. 1-8. 2014.
9. T. A. Henzinger. Two challenges in embedded systems design: predictability and robustness. Philosophical Transactions of the Royal Society of London A: Mathematical, Physical and Engineering Sciences, 366(1881):3727-3736, 2008.
10. V. Lari, A. Tanase, et al. A co-design approach for fault-tolerant loop execution on coarse-grained reconfigurable arrays. In Proc. of AHS, pp. 1-8. 2015.
11. V. Lari, J. Teich, et al. Techniques for on-demand structural redundancy for massively parallel processor arrays. Journal of Systems Architecture-Embedded Systems Design, 61(10):615-627, 2015.
12. X. Li, L. Yun, et al. Chronos: A timing analyzer for embedded software. Sci. Comput. Program., 69(1-3):56-67, 2007.
13. B. Lickly, I. Liu, et al. Predictable programming on a precision timed architecture. In Proc. of CASES, pp. 137-146. 2008.
14. T. Lundqvist and P. Stenström. Timing anomalies in dynamically scheduled microprocessors. In Proc. of RTSS, pp. 12-21. 1999.
15. J. Reineke, D. Grund, et al. Timing predictability of cache replacement policies. Real-Time Systems, 37(2):99-122, 2007.
16. S. Roloff, A. Pöppl, et al. ActorX10-an actor library for X10. In Proc. of X10 Workshop, pp. 1-6. Jun. 2016.
17. S. Roloff, D. Schafhauser, et al. Execution-driven parallel simulation of PGAS applications on heterogeneous tiled architectures. In Proc. of DAC, pp. 44:1-44:6. 2015.
18. J. Teich. Pareto-front exploration with uncertain objectives. In Proc. of EMO, pp. 314-328. 2001.
19. -. Invasive Algorithms and Architectures (Invasive Algorithmen und Architekturen). it-Information Technology, 50(5):300-310, 2008.
20. J. Teich, J. Henkel, et al. Invasive computing: An overview. In Multiprocessor System-on-Chip-Hardware Design and Tool Integration, pp. 241-268. 2011.
21. L. Thiele and R. Wilhelm. Design for timing predictability. Real-Time Systems, 28(2-3):157-177, 2004.
22. T. Ungerer, F. J. Cazorla, et al. Merasa: Multicore execution of hard real-time applications supporting analyzability. IEEE Micro, 30(5):66-75, 2010.
23. A. Weichslgartner, D. Gangadharan, et al. DAARM: Design-time application analysis and run-time mapping for predictable execution in many-core systems. In Proc. of CODES, pp. 34:1-34:10. 2014.
24. R. Wilhelm, J. Engblom, et al. The worst-case execution-time problem-overview of methods and survey of tools. ACM Trans. Embedded Comput. Syst., 7(3), 2008.