-
1
-
-
84944414413
-
Heterogenous memory management for embedded systems
-
Oren Avissar, Rajeev Barua, and Dave Stewart. Heterogenous memory management for embedded systems. In Proc. of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems, Atlanta, GA, USA, November 2001.
-
Proc. of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems, Atlanta, GA, USA, November 2001
-
-
Avissar, O.1
Barua, R.2
Stewart, D.3
-
2
-
-
84957694778
-
Cache behavior prediction by abstract interpretation
-
Springer, September
-
M. Alt, C. Ferdinand, F. Martin, and R. Wilhelm. Cache behavior prediction by abstract interpretation. In SAS'96, Static Analysis Symposium, Volume 1145 of Lecture Notes in Computer Science, pages 51-66. Springer, September 1996.
-
(1996)
SAS'96, Static Analysis Symposium, Volume 1145 of Lecture Notes in Computer Science
, pp. 51-66
-
-
Alt, M.1
Ferdinand, C.2
Martin, F.3
Wilhelm, R.4
-
3
-
-
0029720109
-
Adding instruction cache effect to schedulability analysis of preemptive real-time systems
-
IEEE Computer Society Press, June
-
J. V. Busquets-Mataix, J. J. Serrano, R. Ors, P. Gil, and A. Wellings. Adding instruction cache effect to schedulability analysis of preemptive real-time systems. In Proceedings of the 1996 Real-Time technology and Applications Symposium, pages 204-212. IEEE Computer Society Press, June 1996.
-
(1996)
Proceedings of the 1996 Real-Time Technology and Applications Symposium
, pp. 204-212
-
-
Busquets-Mataix, J.V.1
Serrano, J.J.2
Ors, R.3
Gil, P.4
Wellings, A.5
-
5
-
-
4544255180
-
Static use of locking caches in multitask premptive real-time systems
-
M. Campoy, A. P. Ivars, and J. V. Busquets-Mataix. Static use of locking caches in multitask premptive real-time systems. In IEEE/IEE Real-Time Embedded Systems Workshop (Satellite of the IEEE Real-Time Systems Symposium), London, UK, December 2001.
-
IEEE/IEE Real-Time Embedded Systems Workshop (Satellite of the IEEE Real-Time Systems Symposium), London, UK, December 2001
-
-
Campoy, M.1
Ivars, A.P.2
Busquets-Mataix, J.V.3
-
6
-
-
0033733125
-
Worst case execution time analysis for a processor with branch prediction
-
May
-
A. Colin and I. Puaut. Worst case execution time analysis for a processor with branch prediction. Real-Time Systems, 18(2-3):249-274, May 2000.
-
(2000)
Real-Time Systems
, vol.18
, Issue.2-3
, pp. 249-274
-
-
Colin, A.1
Puaut, I.2
-
7
-
-
84884687003
-
A modular and retargetable framework for tree-based WCET analysis
-
Delft, The Netherlands, June
-
A. Colin and I. Puaut. A modular and retargetable framework for tree-based WCET analysis. In Proc. of the 13th Euromicro Conference on Real-Time Systems, pages 37-44, Delft, The Netherlands, June 2001.
-
(2001)
Proc. of the 13th Euromicro Conference on Real-Time Systems
, pp. 37-44
-
-
Colin, A.1
Puaut, I.2
-
8
-
-
0032713797
-
Bounding pipeline and instruction cache performance
-
January
-
C. Healy, R. Arnold, F. Mueller, D. Whalley, and M. Harmon. Bounding pipeline and instruction cache performance. IEEE Transactions on Computers, 48(1), January 1999.
-
(1999)
IEEE Transactions on Computers
, vol.48
, Issue.1
-
-
Healy, C.1
Arnold, R.2
Mueller, F.3
Whalley, D.4
Harmon, M.5
-
9
-
-
0022796618
-
Finding response times in a real-time system
-
M. Joseph and P. Pandya. Finding response times in a real-time system. The Computer Journal, 29(5):390-395, 1986.
-
(1986)
The Computer Journal
, vol.29
, Issue.5
, pp. 390-395
-
-
Joseph, M.1
Pandya, P.2
-
10
-
-
0027664293
-
Engineering and analysis of fixed priority schedulers
-
September
-
J. I. Katcher, H. Arakawa, and J. K. Strosnider. Engineering and analysis of fixed priority schedulers. IEEE Transactions on Software Engineering, 19(9):920-934, September 1993.
-
(1993)
IEEE Transactions on Software Engineering
, vol.19
, Issue.9
, pp. 920-934
-
-
Katcher, J.I.1
Arakawa, H.2
Strosnider, J.K.3
-
11
-
-
0024933416
-
Smart (strategic memory allocation for real-time) cache design
-
Santa Monica, California, USA, December
-
D. B. Kirk. Smart (strategic memory allocation for real-time) cache design. In Proceedings of the 10th IEEE Real-Time Systems Symposium (RTSS89), pages 229-237, Santa Monica, California, USA, December 1989.
-
(1989)
Proceedings of the 10th IEEE Real-Time Systems Symposium (RTSS89)
, pp. 229-237
-
-
Kirk, D.B.1
-
12
-
-
0000940792
-
Analysis of cache-related preemption delay in fixed-priority preemptive scheduling
-
June
-
C. G. Lee, J. Hahn, Y. M. Seo, S. L. Min, R. Ha, S. Hong, C. Y. Park, M. Lee, and C. S. Kim. Analysis of cache-related preemption delay in fixed-priority preemptive scheduling. IEEE Transactions on Computers, 47(6), June 1998.
-
(1998)
IEEE Transactions on Computers
, vol.47
, Issue.6
-
-
Lee, C.G.1
Hahn, J.2
Seo, Y.M.3
Min, S.L.4
Ha, R.5
Hong, S.6
Park, C.Y.7
Lee, M.8
Kim, C.S.9
-
13
-
-
84974687699
-
Scheduling algorithms for multiprogramming in a hard real-time environment
-
January
-
C.L. Liu and J. Layland. Scheduling algorithms for multiprogramming in a hard real-time environment. Journal of the ACM, 20(1):46-61, January 1973.
-
(1973)
Journal of the ACM
, vol.20
, Issue.1
, pp. 46-61
-
-
Liu, C.L.1
Layland, J.2
-
14
-
-
0030414718
-
Cache modeling for real-time software: Beyond direct mapped instruction cache
-
IEEE, IEEE Computer Society Press, December
-
Y.-T. S. Li, S. Malik, and A. Wolfe. Cache modeling for real-time software: Beyond direct mapped instruction cache. In Proceedings of the 17th IEEE Real-Time Systems Symposium (RTSS96), pages 254-263. IEEE, IEEE Computer Society Press, December 1996.
-
(1996)
Proceedings of the 17th IEEE Real-Time Systems Symposium (RTSS96)
, pp. 254-263
-
-
Li, Y.-T.S.1
Malik, S.2
Wolfe, A.3
-
15
-
-
0033355604
-
An integrated path and timing analysis method based on cycle-level symbolic execution
-
November
-
Thomas Lundqvist and Per Stenstrom. An integrated path and timing analysis method based on cycle-level symbolic execution. Real-Time Systems, 17(2-3):183-207, November 1999.
-
(1999)
Real-Time Systems
, vol.17
, Issue.2-3
, pp. 183-207
-
-
Lundqvist, T.1
Stenstrom, P.2
-
16
-
-
0033732401
-
Timing analysis for instruction caches
-
May
-
F. Mueller. Timing analysis for instruction caches. Real-Time Systems, 18(2):217-247, May 2000.
-
(2000)
Real-Time Systems
, vol.18
, Issue.2
, pp. 217-247
-
-
Mueller, F.1
-
17
-
-
0013225410
-
A review of worstcase execution-time analysis
-
May; Guest Editorial
-
P. Puschner and A. Burns. A review of worstcase execution-time analysis. Real-Time Systems, 18(2-3):115-128, May 2000. Guest Editorial.
-
(2000)
Real-Time Systems
, vol.18
, Issue.2-3
, pp. 115-128
-
-
Puschner, P.1
Burns, A.2
-
18
-
-
0027646104
-
A dynamic programming algorithm for cache/memory partitioning for real-time systems
-
August
-
John E. Sasinowski and Jay K. Strosnider. A dynamic programming algorithm for cache/memory partitioning for real-time systems. IEEE Transactions on Computers, 42(8):997-1001, August 1993.
-
(1993)
IEEE Transactions on Computers
, vol.42
, Issue.8
, pp. 997-1001
-
-
Sasinowski, J.E.1
Strosnider, J.K.2
-
19
-
-
0028396945
-
An extendible approach for analysing fixed priority hard real-time tasks
-
March
-
K. Tindell, A. Burns, and A. Wellings. An extendible approach for analysing fixed priority hard real-time tasks. Real-Time Systems, 6(1):133-151, March 1994.
-
(1994)
Real-Time Systems
, vol.6
, Issue.1
, pp. 133-151
-
-
Tindell, K.1
Burns, A.2
Wellings, A.3
|