A predictable execution model for COTS-based embedded systems

Real-Time Technology and Applications - Proceedings

Volumn , Issue , 2011, Pages 269-279

  Pellizzoni, Rodolfo ^a   Betti, Emiliano ^b   Bak, Stanley ^b   Yao, Gang ^c   Criswell, John ^b   Caccamo, Marco ^b   Kegley, Russell ^d  

^a UNIVERSITY OF WATERLOO   (Canada)

^b UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

^c SCUOLA SUPERIORE SANT ANNA   (Italy)

^d LOCKHEED MARTIN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ACTIVE COMPONENTS; COTS COMPONENT; CPU CORES; EMBEDDED APPLICATION; EXECUTABLES; EXECUTION MODEL; I/O PERIPHERALS; LLVM COMPILERS; OPERATING POINTS; SAFETY-CRITICAL; SET OF RULES; SHARED RESOURCES; TIMING DELAY;

EMBEDDED SYSTEMS; SOFTWARE PACKAGES;

REAL TIME SYSTEMS;

EID: 79957583292     PISSN: 10801812     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTAS.2011.33     Document Type: Conference Paper

References (28)

1. S. Bak, E. Betti, R. Pellizzoni, M. Caccamo, and L. Sha. Real-time control of I/O COTS peripherals for embedded systems. In Proc. of the 30th IEEE Real-Time Systems Symposium, Washington DC, Dec 2009.
2. E. Betti. Satisfying hard real-time constraints using COTS components. PhD thesis, University of Rome "Tor Vergata", June 2010.
3. G. Buttazzo. Hard Real-Time Computing Systems: Predictable Scheduling Algorithms and Applications. Kluwer Academic Publishers, 1997.
4. S. A. Edwards and E. A. Lee. The case for the precision timed (PRET) machine. In DAC '07: Proc. of the 44th annual Design Automation Conference, 2007.
5. T. Facchinetti, G. Buttazzo, M. Marinoni, and G. Guidi. Non-preemptive interrupt scheduling for safe reuse of legacy drivers in real-time systems. In ECRTS '05: Proc. of the 17th Euromicro Conf. on Real-Time Systems, pages 98-105, 2005.
6. H. Falk, P. Lokuciejewski, and H. Theiling. Design of a wcet-aware c compiler. In ESTMED '06: Proc. of the 2006 IEEE/ACM/IFIP Workshop on Embedded Systems for Real Time Multimedia, pages 121-126, 2006.
7. Freescale. MPC8560 PowerQUICCIII Communication Processor Reference Manual, 2004. http://cache.freescale.com/files/32bit/doc/ref-manual/MPC8560RM. pdf.
8. D. Grund and J. Reineke. Precise and efficient FIFO-replacement analysis based on static phase detection. In Proceedings of the 22nd Euromicro Conference on Real-Time Systems (ECRTS), Brussels, Belgium, July 2010.
9. K. Hoyme and K. Driscoll. Safebus(tm). IEEE Aerospace Electronics and Systems Magazine, pages 34-39, Mar 1993.
10. C. Lattner and V. Adve. LLVM: A compilation framework for lifelong program analysis and transformation. In Proc. of the International Symposium of Code Generation and Optimization, Mar 2004.
11. Chris Lattner, Andrew D. Lenharth, and Vikram S. Adve. Making context-sensitive points-to analysis with heap cloning practical for the real world. In ACM SIGPLAN Conference on Programming Language Design and Implementation, pages 278-289, 2007.
12. th IEEE Real Time Application Symposium, Apr 2007.
13. th IEEE Real-Time System Symposium, December 2008.
14. F. Mueller. Timing analysis for instruction caches. Real Time Systems Journal, 18(2/3):272-282, May 2000.
15. M Paolieri, E Quinones, F. J. Cazorla, and M. Valero. An analyzable memory controller for hard real-time CMPs. IEEE Embedded System Letter, 1(4), Dec 2009.
16. PCI SIG. Conventional PCI 3.0, PCI-X 2.0 and PCI-E 2.0 Specifications. http://www.pcisig.com.
17. R. Pellizzoni, E. Betti, S. Bak, G. Yao, J. Criswell, and M. Caccamo. Predictable execution model: concept and implementation. Technical report, University of Illinois at Urbana-Champaign, June 2010. http://www.ideals. illinois.edu/handle/2142/16605.
18. R. Pellizzoni and M. Caccamo. Impact of peripheral-processor interference on wcet analysis of real-time embedded systems. IEEE Trans. on Computers, 59(3):400-415, Mar 2010.
19. R. Pellizzoni, M. Nam, R. Bradford, and L. Sha. A network calculus based analysis for the PCI bus. Technical report, University of Illinois at Urbana-Champaign, January 2009.
20. R. Pellizzoni, A. Schranzhofer, J.-J. Chen, M. Caccamo, and L. Thiele. Worst case delay analysis for memory interference in multicore systems. In Proceedings of Design, Automation and Test in Europe (DATE), Dresden, Germany, Mar 2010.
21. I. Puaut and D. Hardy. Predictable paging in real-time systems: A compiler approach. In ECRTS '07: Proc. of the 19th Euromicro Conf. on Real-Time Systems, pages 169-178, 2007.
22. H. Ramaprasad and F. Mueller. Bounding preemption delay within data cache reference patterns for real-time tasks. In Proc. of the IEEE Real-Time Embedded Technology and Application Symposium, Apr 2006.
23. J. Reineke, D. Grund, C. Berg, and R. Wilhelm. Timing predictability of cache replacement policies. Real-Time Systems, 37(2), 2007.
24. S. Schliecker, M. Negrean, G. Nicolescu, P. Paulin, and R. Ernst. Reliable performance analysis of a multicore multithreaded system-on-chip. In CODES/ISSS, 2008.
25. M. Schoeberl, W. Puffitsch, and B. Huber. Towards time-predictable data caches for chip-multiprocessors. In Proceedings of the Seventh IFIP Workshop on Software Technologies for Future Embedded and Ubiquitous Systems (SEUS 2009), Nov 2009.
26. I. Shin and I. Lee. Periodic resource model for compositional real-time guarantees. In Proceedings of Proceedings of the 23th IEEE Real-Time Systems Symposium, Cancun, Mexico, Dec 2003.
27. University of Michigan at Ann Arbor. MiBench Version 1.0, 2001. http://www.eecs.umich.edu/mibench/.
28. J. Whitham and N. Audsley. Implementing time-predictable load and store operations. In Proc. of the Intl. Conf. on Embedded Systems (EMSOFT), Grenoble, France, Oct 2009.