Normally-off computing for crystalline oxide semiconductor-based multicontext FPGA capable of fine-grained power gating on programmable logic element with nonvolatile shadow register

IEEE Journal of Solid-State Circuits

Volumn 50, Issue 9, 2015, Pages 2199-2211

  Aoki, Takeshi ^a   Okamoto, Yuki ^a   Nakagawa, Takashi ^a   Kozuma, Munehiro ^a   Kurokawa, Yoshiyuki ^a   Ikeda, Takayuki ^a   Yamade, Naoto ^a   Okazaki, Yutaka ^a   Miyairi, Hidekazu ^a   Fujita, Masahiro ^b   Koyama, Jun ^a   Yamazaki, Shunpei ^a  

^a SEMICONDUCTOR ENERGY LABORATORY CO LTD   (Japan)

^b UNIVERSITY OF TOKYO   (Japan)

Author keywords

CAAC IGZO; crystalline IGZO; crystalline oxide semiconductor; field programmable gate array; multicontext; nonvolatile memory; normally off computing; oxide semiconductor; power gating; shadow register

Indexed keywords

COMPUTATION THEORY; CRYSTALLINE MATERIALS; ENERGY EFFICIENCY; LOGIC GATES;

CAAC-IGZO; CRYSTALLINE OXIDES; MULTICONTEXT; NON-VOLATILE MEMORY; NORMALLY OFF; OXIDE SEMICONDUCTOR; POWER GATINGS; SHADOW REGISTERS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 85027945669     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2015.2438824     Document Type: Article

References (40)

1. I. Kuon, R. Tessier, and J. Rose, FPGA Architecture: Survey and Challenges. Delft, The Netherlands: Now Publishers, 2008.
2. S. M. Trimberger, Field-Programmable Gate Array Technology. Boston, MA, USA: Kluwer, 1994.
3. V. George and J. M. Rabaey, Low-Energy FPGAs-Architecture and Design. Boston, MA, USA: Kluwer, 2001.
4. D. Choi et al., "New non-volatile memory structures for FPGA architectures," IEEE VLSI Syst., vol. 16, no. 7, pp. 874-881, Jul. 2008.
5. D. Suzuki et al., "Design of a process-variation-aware nonvolatile MTJ-based lookup-table circuit," in Ext. Abstr. 2010 Int. Conf. Solid-State Devices and Materials, 2010, pp. 1146-1147.
6. D. Suzuki et al., "Fabrication of a nonvolatile lookup-table circuit chip using magneto/semiconductor-hybrid structure for an imme-diate-power-up field programmable gate array," in Proc. VLSI Circuits Symp., 2006, pp. 80-81.
7. N. Sakimura et al., "Nonvolatile magnetic flip-flop for standby-power-free SoCs," in Proc. CICC, 2008, pp. 355-358.
8. S. Masui et al., "A ferroelectric memory-based secure dynamically programmable gate array," IEEE J. Solid-State Circuits, vol. 38, no. 5, pp. 715-725, May 2003.
9. M. Miyamura et al., "Programmable cell array using rewritable solid-electolyte switch integrated in 90 nm CMOS," in IEEE ISSCC Dig. Tech. Papers, 2011, pp. 228-229.
10. Y. Y. Liauw et al., "Nonvolatile 3D-FPGA with monolithically stacked RRAM-based configuration memory," in IEEE ISSCC Dig. Tech. Papers, 2012, pp. 406-407.
11. M. Tada et al., "Highly reliable, complementary atom switch (CAS) with low programming voltage embedded in Cu BEOL for nonvolatile programmable logic," in IEDM Tech Dig., 2011, pp. 689-692.
12. S. Trimberger et al., "A time-multiplexed FPGA," in Proc. IEEE Symp. FPGA-Based Custom Comput. Machines, 1997, pp. 22-28.
13. N. Miyamoto and T. Ohmi, "A 1.6 mm 4, 096 logic elements multi-context FPGA core in 90 nm CMOS," in Proc. IEEE Asian Solid-State Circuits Conf., 2008, pp. 89-92.
14. A. Rahman et al., "Determination of power gating granularity for FPGA fabric," in Proc. IEEE CICC, 2006, pp. 9-12.
15. S. Yamazaki et al., "Research, development, and application of crystalline oxide semiconductor," in Proc. SID, 2012, pp. 183-186.
16. S. Amano et al., "Low power LC display using In-Ga-Zn-oxide FETs based on variable frame frequency," in Proc. SID, 2010, pp. 626-629.
17. T. Tanabe et al., "New threshold voltage compensation pixel circuits in 13.5-inch quad full high definition OLED display of crystalline In-Ga-Zn-oxide FETs," in Proc. SID, 2012, pp. 88-91.
18. H. Tamura et al., "High reliable In-Ga-Zn-oxide FET based electronic global shutter sensors for in-cell optical touch screens and image sensors," in Proc. SID, 2011, pp. 729-732.
19. T. Matsuzaki et al., "1 Mb non-volatile random access memory using oxide semiconductor," in Proc. 3rd IEEE Int. Memory Workshop, 2011, pp. 185-188.
20. H. Inoue et al., "Nonvolatile memory with extremely low-leakage indium-gallium-zinc-oxide thin-film transistor," IEEE J. Solid-State Circuits, vol. 47, no. 9, pp. 2258-2265, Sep. 2012.
21. T. Ishizu et al., "Multi-level cell memory with high-speed, low-voltage writing and high endurance using crystalline In-Ga-Zn oxide thin film transistor," in Ext. Abstr. SSDM 2012, 2012, pp. 590-591.
22. S. Nagatsuka et al., "A 3 bit/cell nonvolatile memory with crystalline In-Ga-Zn-O TFT," in Proc. 5th IEEE Int. Memory Workshop, 2013, pp. 188-191.
23. T. Ohmaru et al., "Eight-bit CPU with nonvolatile registers capable of holding data for 40 days at 85 C using crystalline In-Ga-Zn oxide thin film transistors," in Ext. Abstr. SSDM 2012, 2012, pp. 1144-1145.
24. H. Kobayashi et al., "Processor with 4.9-s break-even time in power gating using crystalline In-Ga-Zn-oxide transistor," in COOL Chips XVI, Session VI, 2013.
25. K. Ohshima et al., "A normally-off microcontroller unit with an 85% power overhead reduction based on crystalline indium gallium zinc oxide field effect transistors," Jpn. J. Appl. Phys,., vol. 53, p. 04EE02, 2014.
26. N. Sjökvist et al., "State retention flip flop architectures with different tradeoffs using crystalline indium gallium zinc oxide transistors implemented in a 32-bit normally-off microprocessor," Jpn. J. Appl. Phys., vol. 53, p. 04EE10, 2014.
27. H. Tamura et al., "Embedded SRAM and Cortex-M0 core with backup circuits using a 60-nm crystalline oxide semiconductor for power gating," in COOL Chips XVII, Session VII, 2014.
28. A. Isobe et al., "A 32-bit CPU with zero standby power and 1.5-clock sleep/2.5-clock wake-up achieved by utilizing a 180-nm c-axis aligned crystalline In-Ga-Zn oxide transistor," in Proc. VLSI Circuits Symp., 2014, pp. 49-50.
29. T. Aoki et al., "Electronic global shutter CMOS image sensor using oxide semiconductor FET with extremely low off-state current," in Proc. VLSI Technology Symp., 2011, pp. 174-175.
30. Y. Okamoto et al., "Novel application of crystalline indium-gallium-zinc-oxide technology to LSI: Dynamically reconfigurable programmable logic device based on multi-context architecture," ECS Trans., vol. 54, no. 1, pp. 141-149, 2013.
31. Y. Okamoto et al., "A boosting pass gate with improved switching characteristics and no overdriving for programmable routing switch based on crystalline In-Ga-Zn-O technology," IEEE VLSI Syst., vol. 23, no. 3, pp. 422-434, 2015.
32. Y. Kurokawa et al., "Applications of crystalline indium-gallium-zinc-oxide technology to LSI: Memory, processor, image sensor, and field programmable gate array," in Proc. Asia Symp. Quality Electronic Design, 2013, pp. 66-71.
33. M. Kozuma et al., "Crystalline In-Ga-Zn-O FET-based configuration memory for multi-context field-programmable gate array realizing fine-grained power gating," in Ext. Abstr. SSDM 2013, 2013, pp. 1096-1097.
34. M. Kozuma et al., "Crystalline In-Ga-Zn-O FET-based configuration memory for multi-context field-programmable gate array realizing fine-grained power gating," Jpn. J. Appl. Phys., vol. 53, p. 04EE12, 2014.
35. T. Aoki et al., "Normally-off computing with crystalline InGaZnO-based FPGA," in IEEE ISSCC Dig. Tech. Papers, 2014, pp. 502-503.
36. Y. Sekine et al., "Success in measurement the lowest off-state current of transistor in the world," ECS Trans., vol. 37, no. 1, pp. 77-88, Jun. 2011.
37. K. Kato et al., "Evaluation of off-state current characteristics of transistor using oxide semiconductor material, indium-gallium-zinc oxide," Jpn. J. Appl. Phys., vol. 51, no. 2, p. 021201, Feb. 2012.
38. Y. Kobayashi et al., "Scaling to 50-nm c-axis aligned crystalline In-Ga-Zn Oxide FET with surrounded channel structure and its application for less-than-5-nsec writing speed memory," in Proc. VLSI Technol. Symp., 2014, pp. 170-171.
39. T. Matsuzaki et al., "A 128 kb 4 b/cell nonvolatile memory with crystalline In-Ga-Zn Oxide FET using Vt cancel write method," in IEEE ISSCC Dig. Tech. Papers, 2015, pp. 306-307.
40. "Stratix Device Handbook," Altera Co., San Jose, CA, USA, 2006.