3-D Capacitive Interconnections With Mono-and Bi-Directional Capabilities

IEEE Journal of Solid-State Circuits

Volumn 43, Issue 1, 2008, Pages 275-284

  Fazzi, Alberto ^a   Canegallo, Roberto ^b   Ciccarelli, Luca ^b   Magagni, Luca ^a   Natali, Federico ^a   Jung, Erik ^c   Rolandi, Pierluigi ^b   Guerrieri, Roberto ^a  

^a UNIVERSITY OF BOLOGNA   (Italy)

^b STMICROELECTRONICS   (Italy)

^c FRAUNHOFER IZM   (Germany)

Author keywords

3 D integration; Bidirectional; capacitive interconnections; low power; monodirectional

Indexed keywords

EID: 85008043158     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/JSSC.2007.914762     Document Type: Article

References (27)

1. A. Fazzi, L. Magagni, M. Mirandola, R. Canegallo, S. Schmitz, and R. Guerrieri, “A 0.14 mW/Gbps high-density capacitive interface for 3-D system integration,” in Proc. IEEE Custom Integrated Circuits Conf. (CICC 2005), 2005, pp. 101–104.
2. A. Fazzi, L. Magagni, M. Mirandola, B. Charlet, L. Di Cioccio, E. Jung, R. Canegallo, and R. Guerrieri, “3-D capacitive interconnections for wafer-level and die-level assembly,” IEEE J. Solid-State Circuits, vol. 42, no. 10, pp. 2270–2282, Oct. 2007.
3. A. Fazzi, L. Magagni, M. De Dominicis, P. Zoffoli, R. Canegallo, P. L. Rolandi, A. Sangiovanni-Vincentelli, and R. Guerrieri, “Yield prediction for 3-D capacitive interconnections,” in Proc. IEEE/ACM Int. Conf. Computer Aided Design (ICCAD 2006),Nov. 2006, pp. 809–814.
4. B. Charlet, L. Di Cioccio, J. Dechamp, M. Zussy, T. Enot, R. Canegallo, A. Fazzi, and R. Guerrieri, “Chip-to-chip interconnections based on the wireless capacitive coupling for 3-D integration,” presented at the Materials for Advanced Metallizations Conf. (MAM 2006), Grenoble, France, Mar. 2006.
5. E. Jung, S. Schmitz, K. Kaschlun, L. Magagni, A. Fazzi, R. Guerrieri, and R. Canegallo, “3-D integration of hybrid integration of integrated circuits,” presented at the Symp. Design, Test, Integration and Packaging of MEMS/MOEMS, Stresa, Italy, Apr. 26–28, 2006.
6. K. Banerjee et al., “3-D ICs: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration,” Proc. IEEE, vol. 89, no. 5, pp. 602–633, May 2001.
7. S. J. Souri et al., “Multiple Si layer ICs: Motivation, performance analysis, and design implications,” in Proc. Design Automation Conf., 2000, pp. 213–220.
8. K. Bernstein et al., “Design and CAD challenges in sub-90 nm CMOS technologies,” in Proc. Int. Conf. Computer Aided Design, Nov. 2003, pp. 129–136.
9. J. T. Kao and A. P. Chandrakasan, “Dual-threshold voltage techniques for low-power digital circuits,” IEEE J. Solid-State Circuits, vol. 35, no. 7, pp. 1009–1018, Jul. 2000.
10. W. R. Davis, J. Wilson, S. Mick, J. Xu, H. Hua, C. Mineo, A. M. Sule, M. Steer, and P. D. Franzon, “Demystifying 3-D ICs: The pros and cons of going vertical,” IEEE Des. Test Comput., vol. 22, no. 6, pp. 496–510, Jun. 2005.
11. J. Xu, S. Mick, J. Wilson, L. Luo, K. Chandrasekar, E. Erickson, and P. Franzon, “AC coupled interconnect for dense 3-D ICs,” IEEE Trans. Nuclear Sci., vol. 51, no. 5, pt. 1, pp. 2156–2160, Oct. 2004.
12. D. Mizoguchi, T. B. Yusof, N. Miura, T. Sakurai, and T. Kuroda, “A 1.2 Gb/s/pin wireless superconnect based on inductive inter-chip signaling (IIS),” in IEEE ISSCC Dig. Tech. Papers, 2004, p. 142.
13. J. Xu, J. Wilson, S. Mick, L. Luo, and P. Franzon, “2.8 Gb/s inductively coupled interconnect for 3-D ICs,” in Symp. VLSI Circuits Dig. Tech. Papers, 2005, pp. 352–355.
14. N. Miura, D. Mizoguchi, M. Inoue, H. Tsuji, T. Sakurai, and T. Kuroda, “A195 Gb/s 1.2 W 3-D-stacked inductive inter-chip wireless superconnect with transmit power control scheme,” in IEEE ISSCC Dig. Tech. Papers, 2005, pp. 264–265.
15. N. Miura et al., “A 1 Tb/s 3 Winductive-coupling transceiver for inter-chip clock and data link,” in IEEE ISSCC Dig. Tech. Papers, 2006, pp. 424–425.
16. M. Inoue et al., “Daisy chain for power reduction in inductive-coupling CMOS link,” in Symp. VLSI Circuits Dig. Tech. Papers, 2006, pp. 65–66.
17. N. Miura, H. Ishikuro, T. Sakurai, and T. Kuroda, “A 0.14 pJ/b inductive-coupling inter-chip data transceiver with digitally-controlled precise pulse shaping,” in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 358–359.
18. K. Kanda, D. D. Antono, K. Ishida, H. Kawaguchi, T. Kuroda, and T. Sakurai, “1.27 Gb/s/pin 3 mW/pin wireless superconnect (WSC) interface scheme,” in IEEE ISSCC Dig. Tech. Papers, 2003, pp. 186–187.
19. R. J. Drost, R. D. Hopkins, R. Ho, and I. E. Sutherland, “Proximity communication,” in Proc. IEEE Custom Integrated Circuits Conf., Sep. 2003, pp. 469–472.
20. 2 proximity communication,” in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 368–369.
21. L. Luo, J. M. Wilson, S. E. Mick, J. Xu, L. Zhang, and P. D. Franzon, “3 Gb/s AC coupled chip-to-chip communication using a low swing pulse receiver,” IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 287–296, Jan. 2006.
22. S. Mick, J. Wilson, L. Luo, and P. Franzon, “Buried bump and AC coupled interconnection technology,” IEEE Trans. Adv. Packag., vol. 27, no. 1, pp. 121–125, Feb. 2004.
23. R. Wieland et al., “3-D integration of CMOS transistors with ICV-SLID technology,” Microelectron. Eng., vol. 82, no. 3–4, pp. 529–533, Dec. 2005.
24. R. Wieland et al., “3-D integration of CMOS transistors with ICV-SLID technology,” in Proc. RTI Conf. 2005, Architectures for 3-D Integration and Packaging, Dresden, Germany, Jun. 2005.
25. H. Gan et al., “Pb-free micro-joints for the next generation microsystems: The fabrication, assembly and characterization,” presented at the Electronic Components and Technology Conf. 2006, San Diego, CA, 2006.
26. T. Ezaki et al., “A160 Gb/s interface design configuration for multichip LSI,” in IEEE ISSCC Dig. Tech. Papers, 2004, pp. 140–141.
27. D. Shinkel, E. Mensik, A. J. M. van Tuijl, and B. Nauta, “A 3 Gb/s/ch transceiver for 10-mm uninterrupted RC-limited global on-chip interconnects,” IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 297–306, Jan. 2006.