A 0.14pJ/b inductive-coupling inter-chip data transceiver with digitally-controlled precise pulse shaping

Digest of Technical Papers - IEEE International Solid-State Circuits Conference

Volumn , Issue , 2007, Pages 358-360

  Miura, Noriyuki ^a   Ishikuro, Hiroki ^a   Sakurai, Takayasu ^b   Kuroda, Tadahiro ^a  

^a KEIO UNIVERSITY   (Japan)

^b UNIVERSITY OF TOKYO   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; DATA TRANSFER; ENERGY DISSIPATION; PULSE SHAPING CIRCUITS; TRANSMITTERS;

DATA RATE; INDUCTIVE-COUPLING; TRANSMITTER ENERGY;

TRANSCEIVERS;

EID: 34548860343     PISSN: 01936530     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSCC.2007.373442     Document Type: Conference Paper

References (17)

1. K. Kumagai, et al., "System-in-Silicon Architecture and its Application to H.264/AVC Motion Estimation for 1080HDTV," ISSCC Dig. Tech. Papers, pp. 430-431, Feb., 2006.
2. N. Miura, et al., "A 1Tb/s 3W Inductive-Coupling Transceiver for Inter-Chip Clock and Data Link," ISSCC Dig. Tech. Papers, pp. 424-425, Feb., 2006.
3. J. Yamada, et al., "High-Speed Interconnect for a Multiprocessor Server Using Over 1Tb/s Crossbar," ISSCC Dig. Tech. Papers, pp. 108-109, Feb., 2006.
4. N. Miura, et al., "A 195Gb/s 1.2W 3D-Stacked Inductive Inter-Chip Wireless Superconnect with Transmit Power Control Scheme," ISSCC Dig. Tech. Papers, pp. 264-265, Feb., 2005.
5. K. Chang, et al., "Clocking and Circuit Design for a Parallel I/O on a First-Generation CELL Processor," ISSCC Dig. Tech. Papers, pp. 526-527, Feb., 2005.
6. R. Drost, et al., "Electronic Alignment for Proximity Communication," ISSCC Dig. Tech. Papers, pp. 144-145, Feb., 2004.
7. G. Paul, et al., "A Scalable 160Gb/s Switch Fabric Processor with 320Gb/s Memory Bandwidth," ISSCC Dig. Tech. Papers, pp. 410-411, Feb., 2004.
8. D. Mizoguchi, et al., "A 1.2Gb/s/pin Wireless Superconnect Based on Inductive Inter-Chip Signaling (IIS)," ISSCC Dig. Tech. Papers, pp. 142-143, Feb., 2004.
9. K. Tanaka, et al., "A 100Gb/s Transceiver with GND-VDD Common-Mode Receiver and Flexible Multi-Channel Aligner," ISSCC Dig. Tech. Papers, pp. 264-265, Feb., 2002.
10. P. Landman, et al., "A 62Gb/s Backplane Interconnect ASIC based on 3.1Gb/s Serial-Link Technology," ISSCC Dig. Tech. Papers, pp. 52-53, Feb., 2002.
11. T. Tanahashi, et al., "A 2Gb/s 21CH Low-Latency Transceiver Circuit for Inter-Processor Communication," ISSCC Dig. Tech. Papers, pp. 60-61, Feb., 2001.
12. R. Nair, et al., "A 28.5GB/s CMOS Non-Blocking Router for Terabit/s Connectivity between Multiple Processors and Peripheral I/O Nodes," ISSCC Dig. Tech. Papers, pp. 224-225, Feb., 2001.
13. M. Fukaishi, et al., "A 20Gb/s CMOS Multi-Channel Transmitter and Receiver Chip Set for Ultra-High Resolution Digital Display," ISSCC Dig. Tech. Papers, pp. 260-261, Feb., 2000.
14. T. Takahashi, et al., "110GB/s Simultaneous Bi-Directional Transceiver Logic Synchronized with a System Clock," ISSCC Dig. Tech. Papers, pp. 176-177, Feb., 1999.
15. Y. Ohtomo, et al., "A 40Gb/s 8× ATM Switch LSI using 0.25μm CMOS/SIMOX," ISSCC Dig. Tech. Papers, pp. 154-155, Feb., 1997.
16. Y. Unekawa, et al., "A 5Gb/s 8×8 ATM Switch Element CMOS LSI Supporting Five Quality-of-Service Classes with 200MHz LVDS Interface," ISSCC Dig. Tech. Papers, pp. 118-119, Feb., 1996.
17. Y. Kanno, et al., "In-Situ Measurement of Supply-Noise Maps with Millivolt Accuracy and Nanosecond-Order Time Resolution," Symp. VLSI Circuits, pp. 78-79, June 2006.