Interaction Cost and Shotgun Profiling

ACM Transactions on Architecture and Code Optimization

Volumn 1, Issue 3, 2004, Pages 272-304

  Fields, Brian A ^a   Bodik, Rastislav ^a   Hill, Mark D ^b   Newburn, Chris J ^c  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b UNIVERSITY OF WISCONSIN MADISON   (United States)

^c INTEL CORPORATION   (United States)

Author keywords

Critical path; Design Performance analysis; Measurement; Modeling; Performance; Profiling

Indexed keywords

EID: 84991726534     PISSN: 15443566     EISSN: 15443973     Source Type: Journal    
DOI: 10.1145/1022969.1022971     Document Type: Article

References (42)

1. Anderson, J. M., Berc, L. M., Dean, J., Ghemawat, S., Henzinger, M. R., Leung, S. A., Sites, R. L., Vandevoorde, M. T., Waldspurger, C. A., and Weihl, W. E. 1997. Continuous profiling: Where have all the cycles gone? ACM Trans. Comput. Syst.
2. Bahar, R. I. and Manne, S. 2001. Power and energy reduction via pipeline balancing. In 28th International Symposium on Computer Architecture.
3. Borch, E., Tune, E., Manne, B., and Emer, J. 2002. Loose loops sink chips. In 8th International Symposium on High-Performance Computer Architecture.
4. Boyd, E. L. and Davidson, E. S. 1993. Hierarchical performance modeling with MACS: A case study of the Convex C-240. In 20th International Symposium on Computer Architecture.
5. Burger, D. C. and Austin, T. M. 1997. The Simplescalar Tool Set, version 2.0. Tech. Rep., CS-TR-1997-1342, University of Wisconsin, Madison.
6. Calder, B., Reinman, G., and Tullsen, D. 1999. Selective value prediction. In 26th International Symposium on Computer Architecture.
7. Casmira, J. and Grunwald, D. 2000. Dynamic instruction scheduling slack. In Kool Chips Workshop in Conjunction with MICRO 33.
8. Collins, J. D., Wang, H., Tullsen, D. M., Hughes, C., Lee, Y., Lavery, D., and Shen, J. P. 2001. Speculative precomputation: Long-range prefetching of delinquent loads. In 28th International Symposium on Computer Architecture.
9. Dean, J., Hicks, J. E., Waldspurger, C. A., Weihl, W. E., and Chrysos, G. 1997. ProfileMe: Hardware support for instruction-level profiling on out-of-order processors. In 30th International Symposium on Microarchitecture.
10. Fahs, B., Bose, S., Crum, M., Slechta, B., Spadini, F., Tung, T., Patel, S. J., and Lumetta, S. S. 2001. Performance characterization of a hardware mechanism for dynamic optimization. In 34th International Symposium on Microarchitecture.
11. Fields, B., Bodík, R., and Hill, M. D. 2002. Slack: Maximizing performance under technological constraints. In 29th International Symposium on Computer Architecture.
12. Fields, B., Rubin, S., and Bodík, R. 2001. Focusing processor policies via critical-path prediction. In 28th International Symposium on Computer Architecture.
13. Fisk, B. R. and Bahar, R. I. 1999. The non-critical buffer: Using load latency tolerance to improve data cache efficiency.
14. Fleischmann, R. D. et al. 1995. Whole-genome random sequencing and assembly of haemophilus-influenzae. Science 269, 496-512.
15. Hartstein, A. and Puzak, T. R. 2002. The optimum pipeline depth for a microprocessor. In 29th International Symposium on Computer Architecture.
16. Hennessy, J. L. and Patterson, D. A. 2002. Computer Architecture: A Quantitative Approach, 3rd ed. Morgan Kaufmann Publishers, Los Altos, CA.
17. Hrishikesh, M. S., Jouppi, N. P., Farkas, K. I., Burger, D., Keckler, S. W., and Shivakumar, P. 2002. The optimal logic depth per pipeline stage is 6 to 8 Fo4 inverter delays. In 29th International Symposium on Computer Architecture.
18. INTEL. 2003. Intel Pentium 4 Processor Manual. Available at http://developer.intel.com/design/pentium4/manuals/.
19. Jain, R. 1991. The Art of Computer Systems Performance Analysis. Wiley Professional Computing.
20. Karkhanis, T. and Smith, J. E. 2004. A first-order superscalar processor model. In 31st International Symposium on Computer Architecture.
21. Lipasti, M. H. and Shen, J. P. 1996. Exceeding the dataflow limit via value prediction. In 29th International Symposium on Microarchitecture.
22. Pai, V. S., Ranganathan, P., and Adve, S. V. 1997. The impact of instruction-level parallelism on multiprocessor performance and simulation methodology. In 3rd International Symposium on High Performance Computer Architecture.
23. Patel, S., Evers, M., and Patt, Y. 1998. Improving trace cache effectiveness with branch promotion and trace packing. In 25th International Symposium on Computer Architecture.
24. Rajwar, R. and Goodman, J. R. 2001. Speculative lock elision: Enabling highly concurrent multithreaded execution. In 34th International Symposium on Microarchitecture.
25. Rakvic, R., Black, B., Limaye, D., and Shen, J. P. 2002. Non-vital loads. In 8th International Symposium on High-Performance Computer Architecture.
26. Ranganathan, P., Gharachorloo, K., Adve, S. V., and Barroso, L. A. 1998. Performance of database workloads on shared-memory systems with out-of-order processors.
27. Rosenblum, M., Bugnion, E., Herrod, S. A., Witchel, E., and Gupta, A. 1995. The impact of architectural trends on operating system performance. In 15th Symposium on Operating Systems Principles.
28. Roth, A. and Sohi, G. 2000. Speculative Data-Driven Sequencing for Imperative Programs. Tech. Rep. CS-TR-2000-1411, University of Wisconsin, Madison.
29. Sasanka, R., Hughes, C. J., and Adve, S. V. 2002. Joint local and global hardware adaptations for energy. In 10th International Conference on Architectural Support for Programming Languages and Operating Systems.
30. Semeraro, G., Magklis, G., Balasubramonian, R., Albonesi, D., Dwarkadas, S., and Scott, M. 2002. Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling. In 8th International Symposium on High-Performance Computer Architecture.
31. Seng, J. S., Tune, E. S., and Tullsen, D. M. 2001. Reducing power with dynamic critical path information. In 34th International Symposium on Microarchitecture.
32. Sodani, A. and Sohi, G. S. 1997. Dynamic instruction reuse. In 24th International Symposium on Computer Architecture.
33. Sprangle, E. and Carmean, D. 2002. Increasing processor performance by implementing deeper pipelines. In 29th International Symposium on Computer Architecture.
34. Sprunt, B. 2002. Pentium 4 performance-monitoring features. IEEE Micro, July.
35. Srinivasan, S. T., ching Ju, R. D., Lebeck, A. R., and Wilkerson, C. 2001. Locality vs. criticality. in 28th International Symposium on Computer Architecture.
36. Srinivasan, S. T. and Lebeck, A. R. 1998. Load latency tolerance in dynamically scheduled processors. In 31st International Symposium on Microarchitecture.
37. Steffan, J. G., Colohan, C. B., Zhai, A., and Mowry, T. C. 2000. A scalable approach to thread-level speculation. In 27th International Symposium on Computer Architecture.
38. Tune, E., Liang, D., Tullsen, D. M., and Calder, B. 2001. Dynamic prediction of critical path instructions. in 7th International Symposium on High-Performance Computer Architecture.
39. Tune, E., Tullsen, D., and Calder, B. 2002. Quantifying instruction criticality. In 11th International Conference on Parallel Architectures and Compilation Techniques.
40. Yi, J. J., Lilja, D. J., and Hawkins, D. M. 2003. A statistically rigorous approach for improving simulation methodology. in 9th International Symposium on High Performance Computer Architecture.
41. Zagha, M., Larson, B., Turner, S., and Itzkowitz, M. 1996. Performance analysis using the MIPS R10000 performance counters. In Supercomputing '96.
42. Zilles, C. and Sohi, G. 2001. Execution-based prediction using speculative slices. In Proceedings of the 28th International Symposium on Computer Architecture.