Non-vital loads

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn 2002-January, Issue , 2002, Pages 165-174

  Rakvic, T ^a   Black, T ^a   Limaye, D ^b   Shen, T P ^a  

^a INTEL CORPORATION   (United States)

^b CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

Bandwidth; Cache memory; Classification algorithms; Computer architecture; Delay; Prefetching

Indexed keywords

BANDWIDTH; BUFFER STORAGE; COMPUTER ARCHITECTURE; EFFICIENCY; MEMORY ARCHITECTURE; SUPERCOMPUTERS;

CACHE HIERARCHIES; CACHE STRUCTURE; CLASSIFICATION ALGORITHM; DELAY; LOAD CLASSIFICATION; MODERN MICROPROCESSOR; ON-CHIP CACHE; PREFETCHING;

CACHE MEMORY;

EID: 84908877398     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2002.995707     Document Type: Conference Paper

References (26)

1. S.G. Abraham, R.A. Sugamar, B.R. Rau and R. Gupta, "Predictability of Load/Store Instruction Latencies", Proc. 26th International Symposium on Microarchitectures, Dec 1993, 139-152.
2. A. Agarwal and S. D. Pudar. "Column-associative caches: A technique for reducing the miss rate of direct-mapped caches", In Proceedings of the 20th International Symposium on Computer Architecture, pages 169-178, San Diego, CA, May 1993.
3. T. Alexander and G. Kedem. "Distributed Prefetch-buffer/Cache Design for High Performance Memory Systems", In Proceedings of the 2nd International Symposium on High-Performance Computer Architecture, pages 254-263, February 1996.
4. B. Calder, D. Grunwald, and J. Emer, "Predictive sequential associative cache," in Proceedings of the Second International Symposium on High-Performance Computer Architecture, Feb. 1996.
5. S. Cho, P. Yew, and G. Lee. "Decoupling Local Variable Accesses in a Wide-Issue Superscalar Processor," Proc. of the 26th Int'l Symp. on Computer Architecture.
6. Brian A Fields, Shai Rubin and Rastislav Bodik. "Focusing Processor Policies via Critical-Path Prediction", In proceedings of 28th International Symposium on Computer Architecture.
7. B. Fisk and I. Bahar. "The Non-Critical Buffer: Using Load Latency Tolerance to Improve Data Cache Efficiency", In IEEE International Conference on Computer Design, October 1999.
8. M. D. Hill. "A Case for Direct-Mapped Caches," IEEE Computer, pp. 25-40, Dec. 1988.
9. Johnson, Connors, Merten, & Hwu. "Run-Time Cache Bypassing", in IEEE Transactions on Computers, Vol. 48, No.12, December 1999.
10. L. John and S. A. "Design and performance evaluation of a cache assist to implement selective caching." In International Conference on Computer Design.
11. T. Juan, T. Lang, and J. Navarro. "The Difference-bit Cache." Proc. of the 30th Annual Int'l Symp. on Microarchitecture.
12. N. P. Jouppi. "Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers." In 17th Annual International Symposium on Computer Architecture.
13. R. E. Kessler, R. Jooss, A. Lebeck, and M. D. Hill. "Inexpensive implementations of set-associativity," Proceedings of the 16th Annual International Symposium on Computer Architecture, 17(3):131-139, 1989.
14. Kin, Gupta, and Mangione-Smith. "The Filter Cache: An Energy Efficient Memory Structure", International Symposium on Microarchitecture, 1997.
15. L. Kurian, P. T. Hulina, and L. D. Coraor. "Memory latency effects in decoupled architectures." IEEE Transactions on Computers, 43(10):1129-1139, October 1994.
16. H. Neefs, H. Vandierendonck, and K. De Bosschere. "A Technique for High Bandwidth and Deterministic Low Latency Load/Store Accesses to Multiple Cache Banks," Proceedings of the 5th International Symposium on High-Performance Computer Architecture.
17. B. Rau. "Pseudo-Randomly Interleaved Memory," 18th International Symposium on Computer Architecture, May 1991.
18. J. A. Rivers, G. S. Tyson, E. S. Davidson, and T. M. Austin. "On High-Bandwidth Data Cache Design for Multi-Issue Processors," Proc. of the 30th Annual Int'l Symp. on Microarchitecture, pp. 46-56, Dec. 1997.
19. Sanchez, Gonzalez, & Valero. "Static Locality Anlysis for Cache Management", In the Proceedings of PACT, November 11-15, 1997.
20. A. Seznec. "A case for two-way skewed-associative caches." In 20th Annual International Symposium on computer Architecture.
21. Srinivasan , Ju, Lebeck, & Wilkerson, "Locality vs. Criticality", in Proceedings of the 28th International Symposium on Computer Architecture, 2001.
22. Srinivasan and A. Lebeck, "Load latency tolerance in dynamically scheduled processors.", in Proceedings of the Thirty-First International Symposium on Microarchitecture, pp. 148-159, 1998.
23. G. S. Sohi and M. Franklin. "High-Bandwidth Data Memory Systems for Superscalar Processors," Proc. of the Fourth Int'l Conf. on Architectural Support for Programming Languages and Operating Systems, pp. 53-62, April 1991.
24. Tune, Liang, Tullsen, Calder. "Dynamic Prediction of Critical Path Instructions". In the Proceedings of the 7th High Performance of Computer Architecture.
25. Gary Tyson, Matthew Farrens, John Matthews, and Andrew R. Pleszkun. "A modified approach to data cache management." In Proceedings of the 28th Annual ACM/IEEE International Symposium on Microarchitecture, pages 93-103, December 1995.
26. K. M. Wilson and K. Olukotun. "Designing High Bandwidth On-Chip Caches," Proc. of the 24th Int'l Symp. on Computer Architecture, pp. 121-132, June 1997.