Focusing processor policies via critical-path prediction

Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

Volumn , Issue , 2001, Pages 74-85

  Fields, Brian ^a   Rubin, Shai ^a   Bodík, Rastislav ^a  

^a University of Wisconsin Madison   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER HARDWARE; CRITICAL PATH ANALYSIS; GRAPHIC METHODS; OPTIMIZATION; PUBLIC POLICY;

HARDWARE PREDICTOR; MICROARCHITECTURAL CRITICAL PATH; PROCESSOR POLICIES;

PROGRAM PROCESSORS;

EID: 0034844926     PISSN: 08847495     EISSN: None     Source Type: Journal    
DOI: 10.1109/ISCA.2001.937434     Document Type: Article

References (23)

1. Clock rate versus IPC: The end of the road for conventional microarchitectures
2. Instruction distribution heuristics for quad-cluster, dynamically-scheduled, superscalar processors
3. Critical path analysis of TCP transactions
4. Selective value prediction
5. The multicluster architecture: Reducing cycle time through partitioning
6. The non-critical buffer: Using load latency tolerance to improve data cache efficiency
7. Digital 21264 sets new standard
8. Critical path profiling of message passing and shared-memory programs
9. PEWs: A decentralized dynamic scheduling algorithm for ILP processing
10. Exceeding the dataflow limit via value prediction
11. Complexity-effective superscalar processors
12. Trace processors
13. Speculative data-driven multithreading
14. Height reduction of control recurrences for ILP processors
15. Control CPR: A branch height reduction optimization for EPIC architectures
16. Locality vs. criticality
17. Load latency tolerance in dynamically scheduled processors
18. Reducing the performance impact of instruction cache misses by writing instructions into the reservation stations out-of-order
19. Computing along the critical path
20. Dynamic prediction of critical path instructions
21. Highly accurate data value prediction using hybrid predictors
22. Speculative techniques for improving load related instruction scheduling