Moore's law: A path going forward

Digest of Technical Papers - IEEE International Solid-State Circuits Conference

Volumn 59, Issue , 2016, Pages 8-13

  Holt, William M ^a  

^a INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COST EFFECTIVENESS; DIGITAL STORAGE; PERSONAL COMPUTERS; RECONFIGURABLE HARDWARE; SMARTPHONES;

CONTINUOUS INNOVATION; COST BENEFITS; DATA CENTERS; ECONOMIC BENEFITS; ELECTRONICS APPLICATIONS; FUTURE INNOVATIONS; MOORE'S LAW; TECHNOLOGICAL TRANSITION;

COST REDUCTION;

EID: 84962786811     PISSN: 01936530     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSCC.2016.7417888     Document Type: Conference Paper

References (35)

1. Gordon Moore, "50 Years of Moore's Law", Intel. com video, April, 2015 http://www. intel. com/content/www/us/en/silicon-innovations/50-years-of-mooreslaw-video. html.
2. W. Holt, Intel Investor Meeting, November 20, 2014 http://intelstudios. edgesuite. net/im/2014/index. html
3. R. Goodall, et al., "Long-Term Productivity Mechanisms of the Semiconductor Industry", Electrochemical Society Proceedings, p. 133, 2002.
4. "Celebrating 50 Years of Moore's Law-Whatever Has Been Done Can Be Outdone", Intel. com, April 2015, http://download. intel. com/newsroom/kits/ml50/pdfs/moores-law-50-yearsinfographic-entire. pdf.
5. M. Bohr, "Moore's Law Challenges Below 10 nm", IEEE International Solid-State Circuits Conference panel session, 2015.
6. S. Natarajan, et al., "A 14nm Logic Technology Featuring 2nd-Generation FinFET, Air-Gapped Interconnects, Self-Aligned Double Patterning and a 0. 0588 m2 SRAM Cell Size, " IEDM Tech. Dig., pp. 15-17, 2014.
7. E. Karl, et al., "A 0. 6V, 1. 5GHz 84MB SRAM Design in 14nm FinFET CMOS Technology", ISSCC 2015
8. A. Nalamalpu et al, "Broadwell: A family of IA 14nm processors", 2015 Symposium on VLSI Circuits Digest of Technical Papers, pp. C314-C315, 2015
9. A. Elshazly, et al., "A 2GHz-to-7. 5GHz Quadrature Clock-Generator Using Digital Delay Locked Loops for Multi-Standard I/Os in 14nm CMOS, " IEEE Symp. VLSI Circuits, pp. 52-53, June 2014.
10. ISSCC 2015 Trends [Online], http://isscc. org/doc/2015/isscc2015-trends. pdf
11. R. Dokania, et al., "A 5. 9pJ/b 10Gb/s Serial Link with Unequalized MM-CDR in 14nm Tri-Gate CMOS, " ISSCC Dig. Tech. Papers, pp. 184-185, 2015.
12. J. Kim, et al., "A 16-to-40Gb/s Quarter-Rate NRZ/PAM4 Dual-Mode Transmitter in 14nm CMOS, " ISSCC Dig. Tech. Papers, pp. 60-61, 2015.
13. R. Crooke, "Non Volatile Memory", Intel Data Center Day, August 7, 2015 http://www. intc. com/events. cfm
14. F. Hamzaoglu, et. al., "A 1Gb 2Ghz Embedded DRAM in 22nm Tri-Gate CMOS Technology", ISSCC Dig. Tech. Papers, pp. 230-231, 2014
15. S. Rikhi, "Leading at the edge of Moore's Law with Intel Custom Foundry", p. 32, IDF, 2014
16. R. Kim, U. E. Avci, and I. A. Young, CMOS Performance Benchmarking of Si, InAs, GaAs, and Ge Nanowire n-and pMOSFETs with LG=13 nm Based on Atomistic Quantum Transport Simulation including Strain Effects, IEEE IEDM, Dec., 2015
17. Appenzeller, J.; Yu-Ming Lin; Knoch, J.; Zhihong Chen; Avouris, P., "Comparing carbon nanotube transistors-the ideal choice: a novel tunneling device design, " Electron Devices, IEEE TED, vol. 52, no. 12, pp. 2568, 2576, Dec. 2005
18. W. Y. Choi; B.-G. Park; J.-D. Lee; T.-J. K. Liu, "Tunneling Field-Effect Transistors (TFETs) With Subthreshold Swing (SS) Less Than 60 mV/dec, " IEEE EDL, vol. 28, no. 8, pp. 743, 745, Aug. 2007
19. Dewey, G.; Chu-Kung, B.; Boardman, J.; Fastenau, J. M.; Kavalieros, J.; Kotlyar, R.; Liu, W. K.; Lubyshev, D.; Metz, M.; Mukherjee, N.; Oakey, P.; Pillarisetty, R.; Radosavljevic, M.; Then, H. W.; Chau, R., "Fabrication, characterization, and physics of III-V heterojunction tunneling Field Effect Transistors (H-TFET) for steep sub-threshold swing, " IEEE IEDM, pp. 33. 6. 1, 33. 6. 4, 5-7 Dec. 2011
20. Mohata, D. K.; Bijesh, R.; Mujumdar, S.; Eaton, C.; Engel-Herbert, R.; Mayer, T.; Narayanan, V.; Fastenau, J. M.; Loubychev, D.; Liu, A K.; Datta, S., "Demonstration of MOSFET-like on-current performance in arsenide/antimonide tunnel FETs with staggered hetero-junctions for 300mV logic applications, " IEEE IEDM, pp. 33. 5. 1, 33. 5. 4, Dec. 2011
21. Avci, U. E.; Hasan, S.; Nikonov, D. E.; Rios, R.; Kuhn, K.; Young, I. A., "Understanding the feasibility of scaled III-V TFET for logic by bridging atomistic simulations and experimental results, " VLSI Technology (VLSIT) Symp., pp. 183, 184, June 2012.
22. Avci, U. E.; Chu-Kung, B.; Agrawal, A.; Dewey; G., Le, V.; Rios, R.; Morris, D. H; Hasan, S.; Kotlyar, R.; Kavalieros, J; Young, I. A., "Study of TFET Non-ideality Effects for Determination of Geometry and Defect Density Requirements for Sub-60mV/dec Ge TFET" IEEE IEDM, pp. 34. 5. 1, 34. 5. 4, Dec. 2015.
23. Avci, U. E.; Morris, D. H.; Hasan, S.; Kotlyar, R.; Kim, R.; Rios, R.; Nikonov, D. E.; Young, I. A., "Energy efficiency comparison of nanowire heterojunction TFET and Si MOSFET at Lg=13nm, including P-TFET and variation considerations, " IEEE IEDM, pp. 33. 4. 1, 33. 4. 4, Dec. 2013.
24. Avci, U. E.; Rios, R.; Kuhn, K. J.; Young, I. A., "Comparison of power and performance for the TFET and MOSFET and considerations for P-TFET, " IEEENANO, pp. 869-872, Aug. 2011.
25. D. E. Nikonov and I. A. Young, "Overview of beyond-CMOS devices and a uniform methodology for their benchmarking, " Proc. IEEE, vol. 101, no. 12, pp. 2498-2533, Dec. 2013.
26. B. Behin-Aein, D. Datta, S. Salahuddin, and S. Datta, "Proposal for an all-spin logic device with built-in memory", Nature Nano v. 5, p. 266 (2010).
27. S. Datta, S. Salahuddin, and B. Behin-Aein, "Non-volatile spin switch for Boolean and non-Boolean logic", Appl. Phys. Lett. 101, 252411 (2012).
28. J. A. Currivan, Y. Jang, M. D. Mascaro, M. A. Baldo, and C. A. Ross, "Low Energy Magnetic Domain Wall Logic in Short, Narrow Ferromagnetic Wires", IEEE Mag. Lett. (2012).
29. D. Morris, D. Bromberg, J.-G. Zhu, and L. Pileggi, "mLogic: Ultra-Low Voltage Non-Volatile Logic Circuits Using STT-MTJ Devices", Proc. of DAC 2012, San Francisco, California, USA, June 3-7, 2012.
30. I. Krivorotov and D. Markovic, presentation, NRI Benchmarking Workshop, Notre Dame University, Aug. 2011.
31. D. E. Nikonov and G. I. Bourianoff, "Recent progress, opportunities and challenges for beyond-CMOS information processing technologies", ECS Trans., v. 35, no. 2, pp. 43-53, May 2011.
32. D. E. Nikonov, G. I. Bourianoff, and T. Ghani, "Proposal of a Spin Torque Majority Gate Logic", IEEE Electron. Device Lett., v. 32, n. 8, pp. 1128-30, Aug. 2011.
33. A. Khitun and K. L. Wang, "Nano scale computational architectures with Spin Wave Bus", Superlatt. and Microstruct. 38, 184 (2005).
34. D. E. Nikonov and I. A. Young, "Benchmarking of Beyond-CMOS Exploratory Devices for Logic Integrated Circuits", IEEE J. Explor. Comput. Devices and Circuits, v. 1, p. 3, Apr. 2015.
35. Gordon Moore, "Cramming more components onto integrated circuits", Electronics, Volume 38, Number 8, April 19, 1965.