Overview of beyond-CMOS devices and a uniform methodology for their benchmarking

Proceedings of the IEEE

Volumn 101, Issue 12, 2013, Pages 2498-2533

  Nikonov, Dmitri E ^a   Young, Ian A ^a  

^a INTEL CORPORATION   (United States)

Author keywords

Adder; Beyond complementary metal oxide semiconductor (beyond CMOS); Computational throughput; Electronics; Integrated circuits; Logic; Power dissipation; Spintronics

Indexed keywords

ADDERS; BENCHMARKING; CARRY LOGIC; COMPUTATION THEORY; COMPUTER CIRCUITS; DIELECTRIC DEVICES; ELECTRONIC EQUIPMENT; ENERGY DISSIPATION; INTEGRATED CIRCUITS; LOGIC CIRCUITS; LOGIC DEVICES; METALLIC COMPOUNDS; METALS; MOS DEVICES; OXIDE SEMICONDUCTORS; SPINTRONICS; TRANSISTORS;

BEYOND CMOS; COMPLEMENTARY METAL OXIDE SEMICONDUCTORS; GENERAL METHODOLOGIES; LOGIC; MULTIPLE LOGIC; OPERATIONAL PRINCIPLES; RESEARCH INITIATIVES; SWITCHING TIME;

CMOS INTEGRATED CIRCUITS;

EID: 84889633757     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/JPROC.2013.2252317     Document Type: Review

References (88)

1. International Technology Roadmap for Semiconductors, Chapter PIDS, 2011. [Online]. Available: http://www.itrs.net/.
2. V. V. Zhirnov, R. K. Cavin, J. A. Hutchby, and G. I. Bourianoff, "Limits to binary logic switch scaling VA Gedanken model," Proc. IEEE, vol. 91, no. 11, pp. 1934-1939, Nov. 2003. (Pubitemid 40890796)
3. K. Bernstein, R. K. Cavin III, W. Porod, A. Seabaugh, and J. Welser, "Device and Architecture Outlook for Beyond-CMOS Switches," Proc. IEEE, vol. 98, no. 12, pp. 2169-2184, 2010.
4. [Online]. Available: https://nanohub.org/tools/nribench/browser/trunk/src
5. K. Bernstein, "NRI benchmarking results," presented at the Annual Research Review, Rckville, MD, USA, Oct. 25-27, 2011.
6. C. Reischer and D. A. Simovici, "On the implementation of set-valued non-Boolean switching functions," in Proc. 21st Int. Symp. Multiple-Valued Logic, 1991, pp. 166-172. (Pubitemid 21703934)
7. C. Mead, "Neuromorphic electronic systems," Proc. IEEE, vol. 78, no. 10, pp. 1629-1636, Oct. 1990.
8. R. Waser, Ed., Nanoelectronics and Information Technology. Berlin, Germany: Wiley-VCH, 2005.
9. I. Zutic, J. Fabian, and S. Das Sarma, "Spintronics: Fundamentals and applications," Rev. Mod. Phys., vol. 76, pp. 323-410, 2004. (Pubitemid 39063520)
10. D. E. Nikonov and G. I. Bourianoff, "Operation and modeling of semiconductor spintronics computing devices," J. Supercond. Novel Magn., vol. 21, no. 8, pp. 479-493, 2008.
11. U. E. Avci, R. Rios, K. Kuhn, and I. A. Young, "Comparison of performance, switching energy and process variations for the TFET and MOSFET in logic," in Proc. Very Large Scale Integr. (VLSI) Technol. Symp., Jun. 2011, pp. 124-125.
12. A. C. Seabaugh and Q. Zhang, "Low-voltage tunnel transistors for beyond-CMOS logic," Proc. IEEE, vol. 98, no. 12, pp. 2095-2010, Dec. 2010.
13. H. Kroemer, "A proposed class of hetero-junction injection lasers," Proc. IEEE, vol. 51, no. 12, pp. 1782-1783, Dec. 1963.
14. M. Luisier and G. Klimeck, "Performance analysis of statistical samples of graphene nanoribbon tunneling transistors with line edge roughness," Appl. Phys. Lett., vol. 94, 2009, 223505.
15. S. O. Koswatta, M. S. Lundstrom, and D. E. Nikonov, "Performance comparison between p-i-n tunneling transistors and conventional MOSFETs," IEEE Trans. Electron. Devices, vol. 56, no. 3, pp. 456-465, Mar. 2009.
16. T. Low and J. Appenzeller, "Electronic transport properties of a tilted grapheme p-n junction," Phys. Rev. B, vol. 80, 2009, 155406.
17. D. Reddy, L. F. Register, E. Tutuc, and S. K. Banerjee, "Bilayer pseudospin field-effect transistor (BiSFET): A proposed new logic device," IEEE Electron. Device Lett., vol. 30, no. 2, pp. 158-160, Feb. 2009.
18. H. Min, R. Bistritzer, J.-J. Su, and A. H. MacDonald, "Room-temperature superfluidity in graphene bilayers," Phys. Rev. B, Condens. Matter, vol. 78, no. 12, 2008, 121401.
19. M. Y. Kharitonov and K. B. Efetov, "Excitonic condensation in a double-layer graphene system," Semicond. Sci. Technol., vol. 25, 2010, 034004.
20. M. J. Gilbert, "Performance characteristics of scaled bilayer graphene pseudospin devices," IEEE Trans. Electron Devices, vol. 57, no. 11, pp. 3059-3067, Nov. 2010.
21. B. Dellabetta and M. J. Gilbert, "Performance characteristics of strongly correlated bilayer graphene for post-CMOS logic devices," in Proc. Silicon Nanoelectron. Workshop, 2010, DOI: 10.1109/SNW.2010.5562544.
22. B. Dellabetta and M. J. Gilbert, "Device research conference (DRC) digest," in Proc. Effect Disorder Superfluidity Double Layer Graphene, 2011, pp. 65-66.
23. L. F. Register, X. Mou, D. Reddy, W. Jung, I. Sodeman, D. Pesin, A. Hassibi, A. H. MacDonald, and S. K. Banerjee, "Bilayer pseudo-spin field effect transistor (BiSFET): Concepts and critical issues for realization," ECS Trans., vol. 45, no. 4, pp. 3-14, 2012, DOI: 10.1149/1.3700447.
24. S. Sugahara and M. Tanaka, "A spin metal-oxide-semiconductor field-effect transistor using half-metallic-ferromagnet contacts for the source and drain," Appl. Phys. Lett., vol. 84, p. 2307, 2004. [Online]. Available: http://dx.doi.org/10.1063/1. 1689403.
25. K. Galatsis, "Spin FET," presented at the MIND Annual Review and NRI Benchmarking Workshop, Notre Dame, IN, USA, Aug. 16-18, 2011.
26. J. A. Currivan, Y. Jang, M. D. Mascaro, M. A. Baldo, and C. A. Ross, "Low energy magnetic domain wall logic in short, narrow ferromagnetic wires IEEE Magn. Lett., vol. 3, 2012, Article 3000104.
27. D. E. Nikonov and G. I. Bourianoff, "Recent progress, opportunities and challenges for beyond-CMOS information processing technologies," ECS Trans., vol. 35, no. 2, pp. 43-53, May 2011.
28. D. E. Nikonov, G. I. Bourianoff, and T. Ghani, "Proposal of a spin torque majority gate logic," IEEE Electron. Device Lett., vol. 32, no. 8, pp. 1128-1130, Aug. 2011.
29. A. Kozhanov and J. Allen, "Spin torque triad cell," presented at the MIND Annual Review and NRI Benchmarking Workshop, Notre Dame, IN, USA, Aug. 16-18, 2011.
30. I. Krivorotov and D. Markovic, "STT oscillators/memory," presented at the MIND Annual Review and NRI Benchmarking Workshop, Notre Dame, IN, USA, Aug. 16-18, 2011.
31. B. Behin-Aein, D. Datta, S. Salahuddin, and S. Datta, "Proposal for an all-spin logic device with built-in memory," Nature Nanotechnol., vol. 5, pp. 266-270, 2010.
32. B. Behin-Aein, A. Sarkar, S. Srinivasan, and S. Datta, "Switching energy-delay of all spin logic devices," Appl. Phys. Lett., vol. 98, 2011, 123510.
33. C. Augustine, G. Panagopoulos, B. Behin-Aein, S. Srinivasan, A. Sarkar, and K. Roy, "Low-power functionality enhanced computation architecture using spin-based devices," in Proc. IEEE Int. Symp. Nanoscale Architect., 2011, pp. 129-136.
34. A. Khitun and K. L. Wang, "Nano scale computational architectures with spin wave bus," Superlatt. Microstruct., vol. 38, pp. 184-200, 2005. (Pubitemid 41213129)
35. A. Khitun, M. Bao, J.-Y. Lee, K. L. Wang, D. W. Lee, S. X. Wang, and I. V. Roshchin, "Inductively coupled circuits with spin wave bus for information processing," J. Nanoelectron. Optoelectron., vol. 3, pp. 24-34, 2008.
36. R. P. Cowburn and M. E. Welland, "Room temperature magnetic quantum cellular automata," Science, vol. 287, pp. 1466-1468, 2000. (Pubitemid 30127135)
37. S. Datta and B. Das, "Electronic analog of the electro optic modulator," Appl. Phys. Lett., vol. 56, pp. 665-667, 1990.
38. M. Kabir, D. Unluer, L. Li, A. W. Ghosh, and M. R. Stan, "Electronic ratchet: A non-equilibrium, low power switch," in Proc. 11th IEEE Conf. Nanotechnol., 2011, pp. 482-486.
39. Y. P. Chen and J. Hu, "Thermal FET," presented at the NRI Architecture and Device Benchmarking Workshop, Notre Dame, IN, USA, Aug. 3, 2010.
40. V. Saripalli, V. Narayanan, and S. Datta, "Ultra low energy binary decision diagram circuits using few electron transistors," Nano-Net, vol. 20, Berlin, Germany: Springer-Verlag, 2009, pt. 2, pp. 200-209, ser. Lecture Notes of the Institute for Computer Sciences, Social Informatics, and Telecommunications Engineering.
41. H. Raza, E. C. Kan, T. Z. Raza, and T.-H. Hou, On the possibility of an electronic-structure modulation transistor, 2009. [Online]. Available: http://arxiv.org/abs/0812.0123v2.
42. S. A. Wolf, J. Lu, M. R. Stan, E. Chen, and D. M. Treger, "The promise of nanomagnetics and spintronics for future logic and universal memory," Proc. IEEE, vol. 98, no. 12, pp. 2155-2168, Dec. 2010.
43. M. Kabir, M. R. Stan, S. A. Wolf, R. B. Comes, and J. Lu, "RAMA: A self-assembled multiferroic magnetic QCA for low power systems," in Proc. 21st Ed. Great Lakes Symp. Very Large Scale Integr. (VLSI), 2011, pp. 25-30.
44. H. Chen, L. F. Register, and S. K. Banerjee, "Resonant injection enhanced field effect transistor for low voltage switching: Concept and quantum transport simulation," in Proc. Int. Conf. Simul. Semicond. Processes Devices, 2009, DOI: 10.1109/SISPAD.2009.5290247.
45. D. A. Allwood, G. Xiong, C. C. Faulkner, D. Atkinson, D. Petit, and R. P. Cowburn, "Magnetic domain-wall logic," Science, vol. 309, pp. 1688-1692, 2005. (Pubitemid 41285930)
46. D. E. Nikonov, G. I. Bourianoff, and P. A. Gargini, "Simulation of highly idealized, atomic scale magnetic quantum cellular automata logic circuits," J. Nanoelectron. Optoelectron., vol. 3, pp. 3-11, 2008.
47. D. M. Newns, J. A. Misewich, C. C. Tsuei, A. Gupta, B. A. Scott, and A. Schrott, "Mott transition field effect transistor," Appl. Phys. Lett., vol. 73, p. 780, 1998. [Online]. Available: http://dx.doi.org/10.1063/1. 121999.
48. J. Wunderlich, B.-G. Park, A. C. Irvine, L. P. Zârbo, E. Rozkotová, P. Nemec, V. Novák, J. Sinova, and T. Jungwirth, "Spin hall effect transistor," Science, vol. 330, pp. 1801-1804, 2010.
49. P. M. Koenraad and M. E. Flatté, "Single dopants in semiconductors," Nature Mater., vol. 10, pp. 91-100, 2011.
50. A. Ney, C. Pampuch, R. Koch, and K. H. Ploog, "Programmable computing with a single magnetoresistive element," Nature, vol. 425, pp. 485-487, 2003. (Pubitemid 37237038)
51. J. Wang, H. Meng, and J.-P. Wang, "Programmable spintronics logic device based on a magnetic tunnel junction element," J. Appl. Phys., vol. 97, 2005, 10D509.
52. S. Lee, S. Choa, S. Lee, and H. Shin, "Magneto-logic device based on a single-layer magnetic tunnel junction," IEEE Trans. Electron. Devices, vol. 54, no. 8, pp. 2040-2044, Aug. 2007. (Pubitemid 47249836)
53. S. Matsunaga, J. Hayakawa, S. Ikeda, K. Miura, H. Hasegawa, T. Endoh, H. Ohno, and T. Hanyu, "Fabrication of a nonvolatile full adder based on logic-in-memory architecture using magnetic tunnel junctions," Appl. Phys. Exp., vol. 1, 2008, 091301.
54. A. A. High, A. T. Hammack, L. V. Butov, M. Hanson, and A. C. Gossard, "Exciton optoelectronic transistor," Opt. Lett., vol. 32, pp. 2466-2468, 2007. (Pubitemid 351302954)
55. A. A. High, E. E. Novitskaya, L. V. Butov, M. Hanson, and A. C. Gossard, "Control of exciton fluxes in excitonic integrated circuits," Science, vol. 321, pp. 229-231, 2008. (Pubitemid 351989090)
56. G. Grosso, J. Graves, A. T. Hammack, A. A. High, L. V. Butov, M. Hanson, and A. C. Gossard, "Excitonic switches operating at around 100 K," Nature Photon., vol. 3, pp. 577-580, 2009.
57. International Technology Roadmap for Semiconductors, Chapter ERD, 2011. [Online]. Available: http://www.itrs.net/.
58. J. U. Lee, "Single exciton quantum logic circuits," IEEE J. Quant. Electron., vol. 48, no. 9, pp. 1158-1164, Sep. 2012.
59. 3 multiferroic thin film heterostructures," Science, vol. 299, pp. 1719-1722, Mar. 2003. (Pubitemid 36337195)
60. P. Shabadi, A. Khitun, K. Wong, P. K. Amiri, K. L. Wang, and C. A. Moritz, "Spin wave functions nanofabric update," in Proc. IEEE/ACM Int. Symp. Nanoscale Architect., 2011, pp. 107-113.
61. x heterostructure," Appl. Phys. Lett., vol. 98, 2011, 012504.
62. M. Fiebig, "Revival of the magnetoelectric effect," J. Phys. D, Appl. Phys., vol. 38, pp. R123-R152, 2005. (Pubitemid 41244606)
63. J. A. Rabaey, Design rules. [Online]. Available: http://bwrc.eecs. berkeley.edu/classes/icbook/SLIDES/design-rules.ppt.
64. N. Weste and D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective, 4th ed. Reading, MA, USA: Addison Wesley, 2010.
65. C. Auth et al., "A 22 nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors," in Symp. VLSI Technol. Dig. Tech. Papers, 2012, pp. 131-132.
66. H. Liu, D. K. Mohata, A. Nidhi, V. Saripalli, V. Narayanan, and S. Datta, "Exploration of vertical MOSFET and tunnel FET device architecture for sub 10 nm node applications," in Device Res. Conf. Dig., 2012, pp. 233-234.
67. C. Augustine, A. Raychowdhury, Y. Gao, M. Lundstrom, and K. Roy, "PETE: A device/circuit analysis framework for evaluation and comparison of charge based emerging devices," in Proc. Int. Symp. Quality Electron. Design, 2009, pp. 80-85.
68. L. F. Register, D. Basu, and D. Reddy, "From coherent states in adjacent graphene layers toward low-power logic circuits," Adv. Condensed Matter Phys., vol. 2011, 2011, 258731.
69. C. Pan and A. Naeemi, private communication.
70. G. L. Snider, A. O. Orlov, I. Amlani, X. Zuo, G. H. Bernstein, C. S. Lent, J. L. Merz, and W. Porod, "Quantum-dot cellular automata: Review and recent experiments (invited)," J. Appl. Phys., vol. 85, 1999, 4283.
71. Y. Gao, T. Low, and M. Lundstrom, "Possibilities for VDD=0.1 V logic using carbon-based tunneling field effect transistors," in Symp. Very Large Scale Integr. (VLSI) Technol. Dig. Tech. Papers, 2009, pp. 180-181.
72. J. A. Davis, V. K. De, and J. D. Meindl, "A stochastic wire-length distribution for Gigascale Integration (GSI)VPart II: Applications to clock frequency, power dissipation, and chip size estimation," IEEE Trans. Electron Devices, vol. 45, no. 3, pp. 590-597, Mar. 1998. (Pubitemid 128736591)
73. S. Tanachutiwat, J. U. Lee, and W. Wang, "Reconfigurable multi-function logic based on graphene P-N junctions," in Proc. Design Autom. Conf., Anaheim, CA, USA, Jun. 13-18, 2010, pp. 883-888.
74. J. Z. Sun, "Spin angular momentum transfer in current-perpendicular nanomagnetic junctions," IBM J. Res. Develop., vol. 50, pp. 81-100, 2006. (Pubitemid 43257590)
75. R. H. Koch, J. A. Katine, and J. Z. Sun, "Time-resolved reversal of spin-transfer switching in a nanomagnet," Phys. Rev. Lett., vol. 92, 2004, 088302.
76. S. Mangin, D. Ravelsona, J. A. Katine, M. J. Carey, B. D. Terris, and E. Fullerton, "Current-induced magnetization reversal in nanopillars with perpendicular anisotropy," Nature Mater., vol. 5, pp. 210-215, 2006. (Pubitemid 43320636)
77. M. F. Toney, E. E. Marinero, M. F. Doerner, and P. M. Rice, "High anisotropy CoPtCrB magnetic recording media," J. Appl. Phys., vol. 94, pp. 4018-4023, 2003.
78. J. T. Heron, M. Trassin, K. Ashraf, M. Gajek, Q. He, S. Y. Yang, D. E. Nikonov, Y.-H. Chu, S. Salahuddin, and R. Ramesh, "Electric-field-induced magnetization reversal in a ferromagnet-multiferroic heterostructure," Phys. Rev. Lett., vol. 107, 2011, 217202.
79. T. Maruyama, Y. Shiota, T. Nozaki, K. Ohta, N. Toda, M. Mizuguchi, A. A. Tulapurkar, T. Shinjo, M. Shiraishi, S. Mizukami, Y. Ando, and Y. Suzuki, "Large voltage-induced magnetic anisotropy change in a few atomic layers of iron," Nature Nanotechnol., vol. 4, pp. 158-161, 2009.
80. A. V. Khvalkovskiy, K. A. Zvezdin, Y. V. Gorbunov, V. Cros, J. Grollier, A. Fert, and A. K. Zvezdin, "High domain wall velocities due to spin currents perpendicular to the plane," Phys. Rev. Lett., vol. 102, no. 6, Feb. 2009, 067206.
81. C. A. Ross, INDEX review presentation, 2010.
82. S. V. Pietambaram, N. D. Rizzo, R. W. Dave, J. Goggin, K. Smith, J. M. Slaughter, and S. Tehrani, "Low-power switching in magnetoresistive random access memory bits using enhanced permeability dielectric films," Appl. Phys. Lett., vol. 90, 2007, 143510.
83. A. Imre, G. Csaba, L. Ji, A. Orlov, G. H. Bernstein, and W. Porod, "Majority logic gate for magnetic quantum-dot cellular automata," Science, vol. 311, pp. 205-208, 2006. (Pubitemid 43108181)
84. T. Gerrits, H. A. M. van den Berg, J. Hohlfeld, L. Bar, and T. Rasing, "Ultrafast precessional magnetization reversal by picosecond magnetic field pulse shaping," Nature, vol. 418, pp. 509-512, 2002. (Pubitemid 34851391)
85. D. B. Carlton, N. C. Emley, E. Tuchfeld, and J. Bokor, "Simulation studies of nanomagnet-based logic architecture," Nano Lett., vol. 8, pp. 4173-4178, 2008.
86. F. M. Spedalieri, A. P. Jacob, D. E. Nikonov, and V. P. Roychowdhury, "Performance of magnetic quantum cellular automata and limitations due to thermal noise," IEEE Trans. Nanotechnol., vol. 10, no. 3, pp. 537-546, May 2011.
87. M. Niemier, private communication.
88. K. Bernstein, "Benchmarking overview and summary," presented at the MIND Annual Review and NRI Benchmarking Workshop, Notre Dame, IN, USA, Aug. 16-18, 2011.